

High Accuracy HIRC Flash MCU

HT67F2432

Revision: V1.50 Date: April 14, 2022



Table of Contents

Features	6
CPU Features	
Peripheral Features	6
Development Tools	6
General Description	7
Block Diagram	7
Pin Assignment	8
Pin Description	9
Absolute Maximum Ratings	11
D.C. Characteristics	
Operating Voltage Characteristics	
Operating Current Characteristics	12
Standby Current Characteristics	12
A.C. Characteristics	13
High Speed Internal Oscillator – HIRC – Frequency Accuracy	13
Low Speed Internal Oscillator Characteristics – LIRC	13
Low Speed Crystal Oscillator Characteristics – LXT	13
Operating Frequency Characteristic Curves	14
System Start Up Time Characteristics	14
Input/Output Characteristics	15
Input/Output Characteristics Memory Characteristics	
• •	15
Memory Characteristics	15 16
Memory Characteristics	15 16 16
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics	15 16 16 16
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics	15 16 16 16 17
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics LCD Electrical Characteristics	15 16 16 16 17 17
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics LCD Electrical Characteristics Power on Reset Characteristics	15 16 16 16 17 17 18
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics LCD Electrical Characteristics Power on Reset Characteristics System Architecture	
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics LCD Electrical Characteristics Power on Reset Characteristics System Architecture Clocking and Pipelining Program Counter. Stack	15 16 16 16 17 17 17 18 18 19 19
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics LCD Electrical Characteristics Power on Reset Characteristics System Architecture Clocking and Pipelining Program Counter	15 16 16 16 17 17 17 18 18 19 19
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics LCD Electrical Characteristics Power on Reset Characteristics System Architecture Clocking and Pipelining Program Counter. Stack	15 16 16 16 17 17 17 18 19 19 19
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics LCD Electrical Characteristics Power on Reset Characteristics System Architecture Clocking and Pipelining Program Counter Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure	15 16 16 16 17 17 17 17 18 19 19 19
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics LCD Electrical Characteristics Power on Reset Characteristics System Architecture Clocking and Pipelining Program Counter Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors	15 16 16 16 17 17 17 18 18 19 19
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics LCD Electrical Characteristics Power on Reset Characteristics System Architecture Clocking and Pipelining Program Counter Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table	15 16 16 16 17 17 17 18 19 19 19 20 20 20 21
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics LCD Electrical Characteristics Power on Reset Characteristics System Architecture Clocking and Pipelining Program Counter Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table Table Program Example	15 16 16 16 17 17 17 17 18 19 19 19 19 19
Memory Characteristics LVR Electrical Characteristics Internal Reference Voltage Characteristics A/D Converter Electrical Characteristics LCD Electrical Characteristics Power on Reset Characteristics System Architecture Clocking and Pipelining Program Counter Stack Arithmetic and Logic Unit – ALU Flash Program Memory Structure Special Vectors Look-up Table	15 16 16 16 17 17 17 18 18 19 19 20 20 20 20 21 21 21 21



Data Memory	24
Structure	
General Purpose Data Memory	
Special Purpose Data Memory	24
Special Function Register Description	
Indirect Addressing Registers – IAR0, IAR1	
Memory Pointers – MP0, MP1	
Bank Pointer – BP	
Accumulator – ACC	
Program Counter Low Register – PCL	
Look-up Table Registers – TBLP, TBHP, TBLH	
Status Register – STATUS	
Emulated EEPROM Data Memory	
Emulated EEPROM Data Memory Structure	
Emulated EEPROM Registers	
Erasing the Emulated EEPROM	
Writing Data to the Emulated EEPROM	
Reading Data from the Emulated EEPROM	
Programming Considerations	
Oscillators	
Oscillator Overview	35
System Clock Configurations	35
Internal High Speed RC Oscillator – HIRC	
External 32.768kHz Crystal Oscillator – LXT	
Internal 32kHz Oscillator – LIRC	37
Operating Modes and System Clocks	
System Clocks	37
System Operation Modes	
Control Registers	
Operating Mode Switching	41
Standby Current Considerations	
Programming Considerations	45
Wake-up	45
Watchdog Timer	
Watchdog Timer Clock Source	46
Watchdog Timer Control Register	46
Watchdog Timer Operation	47
Reset and Initialisation	
Reset Functions	
Reset Initial Conditions	50
Input/Output Ports	
Pull-high Resistors	53
Port A Wake-up	
	54



Pin-shared Functions	55
I/O Pin Structures	60
Programming Considerations	60
Timer Modules – TM	61
Introduction	61
TM Operation	61
TM Clock Source	61
TM Interrupts	61
TM External Pins	61
Programming Considerations	62
Compact Type TM – CTM	
Compact TM Operation	63
Compact Type TM Register Description	64
Compact Type TM Operating Modes	67
9-bit Timer with Carrier Output	
Timer and Carrier Output Conctrol Registers	
Timer Operation	
Carrier Output	
Carrier Output Pin	78
Analog to Digital Converter	79
A/D Converter Overview	79
A/D Converter Register Description	79
A/D Converter Reference Voltage	82
A/D Converter Input Signals	83
A/D Converter Operation	83
Conversion Rate and Timing Diagram	
Summary of A/D Conversion Steps	
Programming Considerations	
A/D Conversion Function	
A/D Conversion Programming Examples	
UART Interface	
UART External Pins	
UART Data Transfer Scheme	
UART Status and Control Registers	
Baud Rate Generator	
UART Setup and Control	
UART Transmitter	
UART Receiver	
Managing Receiver Errors	
UART Interrupt Structure	
UART Power Down and Wake-up	101
LCD Driver	102
LCD Display Memory	
LCD Clock Source	



LCD Registers	
LCD Voltage Source and Biasing	
LCD Reset Status	105
LCD Driver Output	
Programming Considerations	
Interrupts	
Interrupt Registers	
Interrupt Operation	112
External Interrupt	113
A/D Converter Interrupt	113
UART Interrupt	
Timer Module Interrupts	114
Time Base Interrupts	
Interrupt Wake-up Function	116
Programming Considerations	116
Application Circuits	
Instruction Set	
Introduction	
Instruction Timing	
	118
Instruction Timing	118 118
Instruction Timing Moving and Transferring Data	
Instruction Timing Moving and Transferring Data Arithmetic Operations	
Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation	
Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer	
Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer Bit Operations	118 118 118 119 119 119 119 119 119
Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer Bit Operations Table Read Operations Other Operations	118 118 118 118 119 119 119 119 119 119
Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer Bit Operations Table Read Operations	
Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer Bit Operations Table Read Operations Other Operations Instruction Set Summary	118 118 118 119 119 119 119 119 119 119
Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer Bit Operations Table Read Operations Other Operations Instruction Set Summary Table Conventions Instruction Definition	118 118 118 119 119 119 119 119 119 119
Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer Bit Operations Table Read Operations Other Operations Instruction Set Summary Table Conventions.	118 118 118 119 119 119 119 119 119 119
Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer Bit Operations Table Read Operations Other Operations Instruction Set Summary Table Conventions Instruction Definition Package Information	118 118 118 119 119 119 119 119 119 119
Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer Bit Operations Table Read Operations Other Operations Instruction Set Summary Table Conventions Instruction Definition Package Information 24-pin SSOP (150mil) Outline Dimensions	118 118 118 119 119 119 119 119 119 119



Features

CPU Features

- Operating voltage
 - f_{SYS}=4MHz: 1.8V~5.5V
- Up to 1 μ s instruction cycle with 4MHz system clock at V_{DD}=5V
- · Power down and wake-up functions to reduce power consumption
- Oscillator types
 - Internal high speed 4MHz RC HIRC
 - Internal Low speed 32kHz RC LIRC
 - + External low speed 32.768kHz Crystal LXT
- Fully integrated internal oscillators require no external components
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- All instructions executed in one or two instruction cycles
- Table read instructions
- 61 powerful instructions
- 6-level subroutine nesting
- Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 2K×16
- Data Memory: 128×8
- Emulated EEPROM Memory: 32×16
- Watchdog Timer function
- 26 bidirectional I/O lines
- · Single pin-shared external interrupt
- Single programmable carrier output using 9-bit timer
- · Single Timer Module for time measurement, compare match output or PWM output function
- · Dual Time-Base functions for generation of fixed time interrupt signals
- 4 external channels 10-bit resolution A/D converter with internal reference voltage V_{VR}
- · Fully-duplex Universal Asynchronous Receiver and Transmitter Interface UART
- LCD driver function
 - SEGs×COMs: 20×4
 - Duty type: 1/4 Duty
 - Bias level: 1/3 Bias
 - Bias type: R type
 - Waveform type: type A or type B
- Low voltage reset function LVR
- Package types: 24-pin SOP/SSOP, 28-pin SOP/SSOP

Development Tools

For rapid product development and to simplify device parameter setting, Holtek has provided relevant development tools which users can download from the following link:



General Description


The device is a Flash Memory type 8-bit high performance RISC architecture microcontroller designed for high accurate signal output and LCD display requirement product applications.

Offering users the convenience of Flash Memory multi-programming features, the device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of Emulated EEPROM memory for storage of non-volatile data such as serial numbers, calibration data, etc.

Analog features include a multi-channel 10-bit A/D converter. A single Timer Module for time measurement, compare match output or PWM output function. Communication with the outside world is catered for by including fully integrated UART interface function, the popular interface which provides designers with a means of easy communication with external peripheral hardware. In addition, a 9-bit timer is used for carrier output. Protective features such as an internal Watchdog Timer and low voltage reset function coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

A full choice of internal high speed high accuracy 4MHz oscillator, external and internal low speed oscillators are provided and the two fully integrated system oscillators require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimize microcontroller operation and minimize power consumption.

The inclusion of flexible I/O programming features, LCD driver, Time-Base functions along with many other features ensure that the device will find excellent use in LCD remote controller and timer applications which require a high accuracy clock or a timing function.




Block Diagram

: Pin- Shared Node



Pin Assignment



- Note: 1. If the pin-shared pin functions have multiple outputs simultaneously, the desired pin-shared function is determined by the corresponding software control bits.
 - 2. The OCDSDA and OCDSCK pins are supplied for the OCDS dedicated pins and as such only available for the HT67V2432 device which is the OCDS EV chip for the HT67F2432 device.
 - 3. For less pin-count package types there will be unbonded pins which should be properly configured to avoid unwanted current consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.



Pin Description

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. As the Pin Description table shows the situation for the package with the most pins, not all pins in the table will be available on smaller package sizes.

Pin Name	Function	OPT	I/T	O/T	Description
PA0/ICPDA/	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
OCDSDA/XT2	ICPDA	—	ST	CMOS	ICP address/data
	OCDSDA	_	ST	CMOS	OCDS address/data, for EV chip only
	XT2	PAS0	—	LXT	LXT oscillator output
PA1/AN0/SEG15	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	AN0	PAS0	AN	_	A/D converter external input 0
	SEG15	PAS0	—	SEG	LCD segment output
PA2/ICPCK/	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
OCDSCK/XT1	ICPCK	—	ST		ICP clock pin
	OCDSCK	—	ST	_	OCDS clock pin, for EV chip only
	XT1	PAS0	LXT	_	LXT oscillator input
PA3/VREF/SEG14	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	VREF	PAS0	AN	_	A/D converter external reference input
	SEG14	PAS0	_	SEG	LCD segment output
PA4/REM/SEG13	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	REM	PAS1	_	CMOS	Carrier output pin
	SEG13	PAS1	_	SEG	LCD segment output
PA5/TX/SEG12	PA5	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	TX	PAS1	—	CMOS	UART TX serial data output
	SEG12	PAS1	_	SEG	LCD segment output
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
PA6/RX/SEG11	RX	PAS1 IFS	ST	_	UART RX serial data input
	SEG11	PAS1	_	SEG	LCD segment output
PA7/CTCK/SEG10	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up
	СТСК	PAS1	ST	—	CTM clock input
	SEG10	PAS1	—	SEG	LCD segment output



Pin Name	Function	OPT	I/T	O/T	Description
	PB0	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PB0/AN1/SEG16	AN1	PBS0	AN	_	A/D converter external input 1
	SEG16	PBS0	_	SEG	LCD segment output
	PB1	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PB1/AN2/SEG17	AN2	PBS0	AN	_	A/D converter external input 2
	SEG17	PBS0	_	SEG	LCD segment output
	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PB2/AN3/SEG18	AN3	PBS0	AN		A/D converter external input 3
	SEG18	PBS0	—	SEG	LCD segment output
	PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-up
PB3/INT/SEG19	INT	PBS0 INTEG INTC0 IFS	ST	_	External interrupt input
	SEG19	PBS0	_	SEG	LCD segment output
PB4/COM0	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
	COM0	PBS1	_	COM	LCD common output
PB5/COM1	PB5	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
	COM1	PBS1		COM	LCD common output
PB6/COM2	PB6	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
	COM2	PBS1		COM	LCD common output
PB7/COM3	PB7	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-up
	COM3	PBS1		COM	LCD common output
PC0/SEG0	PC0	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	SEG0	PCS0		SEG	LCD segment output
PC1/SEG1	PC1	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	SEG1	PCS0		SEG	LCD segment output
PC2/SEG2	PC2	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	SEG2	PCS0		SEG	LCD segment output
PC3/SEG3	PC3	PCPU PCS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	SEG3	PCS0		SEG	LCD segment output
	PC4	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC4/RX/SEG4	RX	PCS1 IFS	ST		UART RX serial data input
	SEG4	PCS1		SEG	LCD segment output
	PC5	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC5/TX/SEG5	TX	PCS1		CMOS	UART TX serial data output
	SEG5	PCS1	—	SEG	LCD segment output



Pin Name	Function	OPT	I/T	O/T	Description
	PC6	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
PC6/INT/SEG6	INT	PCS1 INTEG INTC0 IFS	ST	_	External interrupt input
	SEG6	PCS1	—	SEG	LCD segment output
PC7/SEG7	PC7	PCPU PCS1	ST	CMOS	General purpose I/O. Register enabled pull-up
	SEG7	PCS1	_	SEG	LCD segment output
	PD0 PDPU ST CMOS Gener		General purpose I/O. Register enabled pull-up		
PD0/CTP/CTPB/SEG9	CTP	PDS0	_	CMOS	CTM output
	CTPB	PDS0	—	CMOS	CTM inverted output
	SEG9	PDS0	_	SEG	LCD segment output
PD1/SEG8	PD1	PDPU PDS0	ST	CMOS	General purpose I/O. Register enabled pull-up
	SEG8	PDS0	_	SEG	LCD segment output
VDD/AVDD	VDD		PWR		Digital positive power supply
VUU/AVUU	AVDD		PWR	_	A/D converter positive power supply
VSS/AVSS	VSS		PWR		Digital negative power supply
V 33/AV 33	AVSS		PWR	_	A/D converter negative power supply

Legend: I/T: Input type;

OPT: Optional by register option; ST: Schmitt Trigger input; NMOS: NMOS output; SEG: LCD SEG output; LXT: Low frequency crystal oscillator. O/T: Output type; PWR: Power; CMOS: CMOS output; AN: Analog signal; COM: LCD COM output;

Absolute Maximum Ratings

Supply Voltage	V_{SS} -0.3V to 6.0V
Input Voltage	$V_{\text{SS}}\text{-}0.3V$ to $V_{\text{DD}}\text{+}0.3V$
Storage Temperature	-60°C to 150°C
Operating Temperature	
I _{OL} Total	
I _{OH} Total	
Total Power Dissipation	500mW

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.



D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

Operating Voltage Characteristics

Ta=-40°C~85°C	

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	Operating Voltage – HIRC	f _{sys} =4MHz	1.8	—	5.5	V
V _{DD}	Operating Voltage – LXT	f _{sys} =32.768kHz	1.8	_	5.5	V
	Operating Voltage – LIRC	f _{sys} =32kHz	1.8		5.5	V

Operating Current Characteristics

Ta=-40°C~85°C

Symbol	Operating Mode		Test Conditions	Min.	Тур.	Max.	Unit
		VDD	Conditions				
	FAST Made LUDC	3V 6 4141-		—	1	2	
	FAST Mode – HIRC	5V	f _{sys} =4MHz	_	2	3	mA
	IDD SLOW Mode – LIRC	3V	£ 00111-		10	20	
IDD		5V	f _{sys} =32kHz		30	50	μΑ
		3V	f _00.700kl l=		15	25	
SLOW Mode – LXT	SLOW Mode - LXI	5V	f _{sys} =32.768kHz	—	40	60	μA

Note: When using the characteristic table data, the following notes should be taken into consideration:

1. Any digital inputs are setup in a non-floating condition.

2. All measurements are taken under conditions of no load and with all peripherals in an off state.

3. There are no DC current paths.

4. All Operating Current values are measured using a continuous NOP instruction program loop.

Standby Current Characteristics

Cumb al	Parameter		Test Conditions	Min	Tun	Max.	Max. @ 85°C	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.			Unit
		3V	WDT off		0.08	0.12	1.40	
	SLEEP Mode	5V		—	0.15	0.29	2.20	
	SLEEF MODE	3V	WDT on	—	3	5	6	μA
	5V	VVD1 811	—	5	10	12		
	IDLE0 Mode – LIRC –	3V	f _{suв} on f _{suв} on	—	3	5	6	
		5V		—	5	10	12	μA
ISTB		3V		—	8	10	11	
		5V		—	15	20	22	
		3V	f_{SUB} on, Time base on, LCD on (no load), (R _T =1170kΩ without		8	10	11	μA
		5V	quick charge, $V_A = V_{DD}$)	—	15	20	22	
	IDLE1 Mode – HIRC	3V	f _{s∪в} on, f _{sγs} =4MHz		0.8	1.6	1.9	mA
		5V		_	1.0	2.0	2.4	IIIA

Ta=-40°C~85°C, unless otherwise specified

Note: When using the characteristic table data, the following notes should be taken into consideration:

2. All measurements are taken under conditions of no load and with all peripherals in an off state.

3. There are no DC current paths.

4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

^{1.} Any digital inputs are setup in a non-floating condition.



A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

Symbol	Parameter	Te	est Conditions	Min	Typ	Max.	Unit
Symbol	Parameter	VDD	Temp.	Min.	Тур.	wax.	Unit
		3V	25°C	-0.4%	4	+0.4%	
			-10°C to 50°C	-0.8%	4	+0.8%	
	2.2V~3.6V	-40°C to 85°C	-1.5%	4	+1.5%		
£	HIRC requency	1.8V~3.6V	-10°C to 50°C	-0.8%	4	+0.8%	MHz
f _{HIRC}	(System Frequency)		-40°C to 85°C	-1.5%	4	+1.5%	IVITIZ
		2.2V~5.5V	-10°C to 50°C	-0.8%	4	+0.8%	
		2.20~5.50	-40°C to 85°C	-1.5%	4	+1.5%	
	1	1.8V~5.5V	-40°C to 85°C	-1.5%	4	+1.5%	

High Speed Internal Oscillator – HIRC – Frequency Accuracy

Low Speed Internal Oscillator Characteristics – LIRC

Symbol	Parameter	Tes	t Conditions	Min.	Тур.	Max.	Unit
Symbol	Faldilletei	VDD	Temp.	IVIIII.	тур.	Wax.	Onit
f _{LIRC}	LIRC Frequency	2.2V~5.5V	-40°C~85°C	-10%	32	+10%	kHz
t START	LIRC Start Up Time	—	-40°C~85°C	_	_	100	μs

Low Speed Crystal Oscillator Characteristics – LXT


Ta=-40°C~85°C

Symbol	Parameter	Tes	Test Conditions			Max.	Unit	
Symbol	Farameter	VDD	Conditions	Min.	Тур.	Wax.	onit	
f LXT	Oscillator Frequency	1.8V~5.5V	—		32.768	—	kHz	
Duty Cycle	Duty Cycle	_	—	40	—	60	%	
tanan IVT Start Up Timo	3V	—	—	—	1000			
tstart	LXT Start Up Time	5V	_	_	—	1000	ms	
R _{NEG}	Negative Resistance ^(Note)	1.8V	_	3×ESR	—	_	Ω	
		3V	LXTSP=0	_	—	3		
		30	LXTSP=1	_	—	5		
ILXT	Additional current for LXT enable		LXTSP=0	_	—	6	μA	
		5V	LXTSP=1	_	—	10		

Note: C1, C2 and R_P are external components. C1=C2=10pF. R_P=10M\Omega. C_L=7pF, ESR=30k\Omega.



Operating Frequency Characteristic Curves



System Start Up Time Characteristics

Ta=-40°C~85°C							
Symbol	Parameter		Test Conditions	Min.	Tup	Max.	Unit
Symbol	Falameter	V_{DD}	Conditions	IVIIII.	Тур.	WidA.	Unit
			f _{SYS} =f _H ~f _H /64, f _H =f _{HIRC}	—	16		t _{HIRC}
	System Start-up Time Wake-up from Condition where f _{SYS} is off	_	$f_{SYS}=f_{SUB}=f_{LXT}$	—	1024		t _{LXT}
t _{sst} System Start Wake-up fror System Spee FAST to SLC	Wake-up norm condition where 1575 is on		f _{SYS} =f _{SUB} =f _{LIRC}	—	2		t _{LIRC}
	System Start-up Time		$f_{SYS}=f_H \sim f_H/64, f_H=f_{HIRC}$	—	2	—	t _H
	Wake-up from Condition where f _{SYS} is on.	_	fsys=fsub=fLXT or fLIRC	—	2		t _{suв}
	System Speed Switch Time	—	$f_{\text{HIRC}}\text{switches}$ from off \rightarrow on	—	16		t _{HIRC}
	FAST to SLOW Mode or SLOW to FAST Mode		f_{LXT} switches from off \rightarrow on	_	1024	_	t _{LXT}
	System Reset Delay Time Reset Source from Power-on Reset or LVR Hardware Reset		RR _{POR} =5V/ms	42	48	54	ms
t _{RSTD}	System Reset Delay Time LVRC/WDTC Software Reset	_	_				
	System Reset Delay Time Reset Source from WDT Overflow or Reset Pin Reset	_	_	14	16	18	ms
t _{SRESET}	Minimum Software Reset Width to Reset		—	45	90	120	μs

Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.

- 2. The time units, shown by the symbols, t_{HIRC} , etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example $t_{HIRC}=1/f_{HIRC}$, $t_{SYS}=1/f_{SYS}$ etc.
- 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t_{START}, as provided in the LIRC frequency table, must be added to the t_{SST} time in the table above.
- 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.



Input/Output Characteristics

Ta=-40°C~85°C **Test Conditions** Symbol Parameter Unit Min. Тур. Max. VDD Conditions 0 5V 1.5 Input Low Voltage for I/O Ports or Input _ VIL V Pins 0 0.2V_{DD} ____ 5V 3.5 5.0 Input High Voltage for I/O Ports or Input ____ ____ Vін V Pins ____ $0.8V_{\text{DD}}$ ____ Vdd 3V 16 32 ____ Sink Current for I/O Pins Vol=0.1VDD I_{OL} mΑ 5V 32 65 ____ 3V -8 -4 Source Current for I/O Pins VOH=0.9VDD mΑ Юн 5V -8 -16 3V 20 60 100 LVPU=0, PxPU=FFH (Px: PA, PB, PC, PD) 5V 10 30 50 RPH Pull-high Resistance for I/O Ports(Note) kΩ 23.00 3V LVPU=1, PxPU=FFH 6.67 15.00 (Px: PA, PB, PC, PD) 7.5 5V 3.5 12.0 Input Leakage Current V_{IN}=V_{DD} or V_{IN}=V_{SS} 5V ±1 μΑ I_{LEAK} ____ CTCK Clock Input Minimum Pulse Width 0.3 t_{TCK} ____ ____ ____ μs Interrupt Input Pin Minimum Pulse Width _ 10 t_{INT} _ ____ μs

Note: The R_{PH} internal pull high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.

Memory Characteristics

Ta=-40°C~85°C, unless otherwise specified

Ourseh el	Parameter		Test Conditions	Min	True	Max	Unit
Symbol	Parameter	VDD	Conditions	Min.	Тур.	Max.	Unit
Flash Pr	ogram Memory / Emulated EEPROM Memor	гy					
V	Operating Voltage for Read	_	_	1.8	_	5.5	V
V _{DD}	Operating Voltage for Erase/Write	— Ta=25°C		1.8	_	5.5	v
Erase / Write Time – Flash Program Memory		5V	Ta=25°C	_	2	3	ms
		_	EWRTS[1:0]=00B	_	2	3	
t _{DEW}	Erase / Write Cycle Time – Emulated EEPROM Memory	_	EWRTS[1:0]=01B	_	4	6	ms
		_	EWRTS[1:0]=10B	_	8	12	
		_	EWRTS[1:0]=11B	_	16	24	
EР	Cell Endurance	_	_	10K	_	_	E/W
t _{RETD}	ROM Data Retention Time	_	Ta=25°C	_	40	—	Year
RAM Da	ta Memory						
Vdd	Operating Voltage for Read/Write	_	_	V_{DDmin}	_	V _{DDmax}	V
V _{DR}	RAM Data Retention Voltage	_	Device in SLEEP Mode	1	_	—	V

Note: The Emulated EEPROM erase/write operation can only be executed when the f_{SYS} clock frequency is equal to or greater than 2MHz.



LVR Electrical Characteristics

						Ta=-40°	C~85°C
Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit
			Conditions	IVIIII.	Тур.	WidX.	Unit
V _{LVR}	Low Voltage Reset Voltage	—	LVR enable, voltage is 1.7V	-5%	1.7	+5%	V
			1/D enchlo 1 / =1.7 1 /	_	_	15	
ILVRBG	Operating Current	5V	LVR enable, V _{LVR} =1.7V	_	15	25	μA
I _{LVR}	Additional Current for LVR Enable	5V	VBGEN=0	_	_	25	μA
t _{LVR}	Minimum Low Voltage Width to Reset	—	—	120	240	480	μs

Internal Reference Voltage Characteristics

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol			Conditions		Тур.	wax.	Unit
I _{BG}	Additional Current for Bandgap Reference Enable	_	VBGEN=1, LVR disable	_	_	2	μA
t _{BGS}	V _{BG} Turn-on Stable Time		No load	—	—	50	μs

Note: The V_{BG} voltage is used as the A/D converter internal OPA input.

A/D Converter Electrical Characteristics

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Turn	Max.	Unit	
Symbol	Parameter	VDD	Conditions		Тур.	wax.	Unit	
Vadi	Input Voltage	_	_	0	_	V _{REF}	V	
VREF	Reference Voltage	_	_	1.8		V _{DD}	V	
N _R	Resolution	_	_	—	_	10	Bit	
DNL	Differential Non-linearity	_	V _{REF} =V _{DD} , t _{ADCK} =0.5µs	-1.5		+1.5	LSB	
INL	Integral Non-linearity	_	V _{REF} =V _{DD} , t _{ADCK} =0.5µs	-2	_	+2	LSB	
		1.8V		_	300	420		
I _{ADC}	Additional Current for A/D Converter	3V	No load, t _{ADCK} =0.5µs		340	500	μA	
		5V		_	500	700		
t _{ADCK}	Clock Period	_		0.5		10.0	μs	
t _{on2ST}	A/D Converter On-to-Start Time	_	_	4		—	μs	
t _{ADC}	Conversion Time (Including A/D Sampling and Hold Time)	_	_	_	14	_	t _{ADCK}	
	Additional Comment for ODA Frankla	3V	Nalaad	—	390	550	A	
OPA	Additional Current for OPA Enable	5V	No load	_	500	650	μA	
V		3V		Vss+0.1		V _{DD} -0.1	V	
Vor	OPA Maximum Output Voltage Range	5V	-	Vss+0.1		V _{DD} -0.1	V	
V _{VR}	Fix Voltage Output of OPA	1.8V~ 5.5V	_	-5%	1.6	+5%	V	




LCD Electrical Characteristics

Ta=-40°C~85°C, unless otherwise specify								
Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	Max.	Unit
Symbol	Falailetei	VDD	Conditions		Typ.	IVIAA.	@85°C	Unit
Vin	LCD Operating Voltage	—	Power supply from V _{DD} , PLCD[3:0]=1xxxB	2.1	_	5.5	_	V
Additional Current for	3V	R_T =1170kΩ, No load, V _A =V _{DD} , 1/3 Bias, LCDEN=1,	—	3.0	4.1	4.5		
	5V	LCD type=A type LCD RAM data=5Ah	—	5.0	6.8	7.5		
	3V	R _T =225kΩ, No load, V _A =V _{DD} , 1/3 Bias, LCDEN=1,		15.0	20.1	23.0		
ILCD	LCD Enable	5V	LCD type=A type, LCD RAM data=5Ah	—	25.0	33.5	37.0	μA
		3V	R⊤=60kΩ, No load, V _A =V _{DD} , 1/3 Bias, LCDEN=1,		60	79	87	
		5V	LCD type=A type, LCD RAM data=5Ah	_	100.0	131.6	146.0	
	LCD Common and Segment	3V	<u>)</u> / −0.1)/	210	420	_	—	
ILCDOL	Sink Current	5V	V _{OL} =0.1V _{DD}	350	700	_	—	μA
L	LCD Common and Segment	3V	Vон=0.9Vор	-80	-160		—	
Source Current		5V	VOH-U.9VDD	-180	-360	_	_	μA

Power on Reset Characteristics

						Ta	a=25°C
Symphol	Parameter		Test Conditions		Turn	Max	L Incit
Symbol			Conditions	- Min.	Тур.	Max.	Unit
V _{POR}	V _{DD} Start Voltage to Ensure Power-on Reset	_	_	—	_	100	mV
RR _{POR}	V_{DD} Rising Rate to Ensure Power-on Reset	_	_	0.035	_	—	V/ms
t _{POR}	Minimum Time for V_{DD} Stays at V_{POR} to Ensure Power-on Reset	_	_	1	_	_	ms



Rev. 1.50




System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining


The main system clock, derived from any one of a LXT, HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining





Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demands a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter					
Program Counter High Byte	PCL Register				
PC10~PC8	PCL7~PCL0				

Program Counter


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly. However, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 6 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.





If the stack is overflow, the first Program Counter save in the stack will be lost.

Arithmetic and Logic Unit – ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:


- Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

Flash Program Memory

The Program Memory is the location where the user code or program is stored. For this device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $2K \times 16$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Rev. 1.50



Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be configured by placing the address of the look up data to be retrieved in the table pointer registers, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL [m]" instructions respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "700H" which refers to the start address of the last page within the 2K words Program Memory of the device. The table pointer low byte register is set here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m] instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.



Table Read Program Example

tempreg1 db ?	; temporary register #1
tempreg2 db ?	; temporary register #2
:	
:	
mov a,06h	; initialise low table pointer - note that this address is referenced
mov tblp,a	; to the last page or the page that tbhp pointed
mov a,03h	; initialise high table pointer
mov tbhp,a	
:	
:	
tabrd tempreg1	; transfers value in table referenced by table pointer,
	; data at program memory address ``706H" transferred to tempreg1 and TBLH
dec tblp	; reduce value of table pointer by one
tabrd tempreg2	; transfers value in table referenced by table pointer, data at program
	; memory address ``705H" transferred to tempreg2 and TBLH,
	; in this example the data "1AH" is transferred to tempreg1 and data
	; "OFH" to register tempreg2
	; the value "OOH" will be transferred to the high byte register TBLH
:	
:	
org 700h	; sets initial address of program memory
dc 00Ah, 00Bh, 00	OCh, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh

In Circuit Programming – ICP

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.


As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and reinsertion of the device.

Holtek Writer Pins	MCU Programming Pins	Pin Description	
ICPDA	PA0	Programming Serial Data/Address	
ICPCK	PA2	Programming Clock	
VDD	VDD/AVDD	Power Supply	
VSS	VSS/AVSS	Ground	

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the incircuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.





Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

On-Chip Debug Support – OCDS

There is an EV chip named HT67V2432 which is used to emulate the real MCU device named HT67F2432. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-chip Debug Support Clock input
VDD	VDD/AVDD	Power Supply
VSS	VSS/AVSS	Ground



Data Memory


The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorised into two types, the first of these is an area of RAM, known as the Special Function Data Memory. These registers have fixed locations and are necessary for correct operation of the devices. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

Structure

The Data Memory is subdivided into two banks, which is implemented in 8-bit wide Memory. The Bank 0 is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH. The LCD Display Data Memory is located from 00H to 13H in Bank 4.

Special Purpose Data Memory		General Data M	LCD Display Data Memory	
Located Bank	Bank: Address	Capacity	Bank: Address	Bank: Address
0	0: 00H~7FH	128×8	0: 80H~FFH	4: 00H~13H



Data Memory Summary

General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function



Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

> Bank 0 UCR2

TXR RXR

BRG

CTMC0 CTMC1 CTMDL CTMDH CTMAL CTMAH

PSCR

TB0C

TB1C INTEG

INTC0

INTC1 LCDC0 LCDC1 PAS0 PAS1 PBS0 PBS1 PCS0 PCS1 PDS0

IFS

	Bonk 0	
00H	Bank 0 IAR0	40Н [
01H	MP0	41H
02H	IAR1	42H
03H	MP1	43H
04H	BP	44H
05H	ACC	45H
06H	PCL	46H
07H	TBLP	47H
08H	TBLH	48H
09H	TBHP	49H
0AH	STATUS	4AH
0BH	11/20	4BH
0CH	LVRC	4CH
0DH	VBGC	4DH
0EH	DOTEC	4EH
0FH 10H	RSTFC	4FH 50H
10H 11H	SCC HIRCC	50H 51H
12H	LXTC	52H
12H	LAIC	53H
14H	PA	54H
15H	PAC	55H
16H	PAPU	56H
17H	PAWU	57H
18H	LVPUC	58H
19H	WDTC	59H
1AH		5AH
1BH	РВ	5BH
1CH	PBC	5CH
1DH	PBPU	5DH
1EH		5EH
1FH	PC	5FH
20H	PCC	60H
21H	PCPU	61H
22H		62H
23H	PD	63H
24H	PDC	64H
25H	PDPU	65H
26H		66H
27H	SADOL	67H
28H	SADOH	68H
29H	SADC0	69H
2AH	SADC1	6AH
2BH	505	6BH
2CH	ECR	6CH
2DH	EAR	6DH
2EH	ED0L ED0H	6EH
2FH 30H		6FH 70H
30H 31H	ED1L ED1H	70H 71H
32H	ED111 ED2L	72H
33H	ED2L ED2H	7211 73H
34H	ED3L	74H
35H	ED3H	75H
36H	EDOIT	76H
37H	TSR0	77H
38H	TSR1	78H
39H	CARLO	79H
3AH	CARL1	7AH
3BH	CARH0	7BH
3CH	CARH1	7CH
3DH		7DH
3EH	USR	7EH
3FH	UCR1	7FH
	: Unused, read as	s 00H

Unused, read as 00H	
---------------------	--

Special Purpose Data Memory



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section, however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM registers space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 or IAR1 and MP1 can together access data from Bank 0. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers indirectly will return a result of "00H" and writing to the registers indirectly will result in no operation.

Memory Pointers – MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are only used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to the desired data memory bank selected by the DMBP2~DMBP0 bits in the BP register. Direct Addressing can only be used with Bank 0, all other Banks must be addressed indirectly using MP1 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

```
data .section 'data
adres1 db ?
adres2 db ?
adres3 db ?
adres4 db ?
block
       db ?
code .section at 0 'code'
org 00h
start:
     mov a, 04h
                         ; setup size of block
     mov block, a
     mov a, offset adres1 ; Accumulator loaded with first RAM address
     mov mp0, a
                         ; setup memory pointer with first RAM address
loop:
                         ; clear the data at address defined by MPO
     clr IARO
                         ; increment memory pointer
     inc mp0
     sdz block
                         ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



Bank Pointer – BP

For this device, the Data Memory is divided into two banks, Bank 0 and Bank 4. Selecting the required Data Memory area is achieved using the Bank Pointer. The DMBP2~DMBP0 bits in the BP register is used to select Data Memory Banks.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the IDLE or SLEEP Mode, in which case, the Data Memory bank remains unaffected. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from other Banks except Bank 0 must be implemented using Indirect Addressing.

BP Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	DMBP2	DMBP1	DMBP0
R/W	—	—	—	—	—	R/W	R/W	R/W
POR	—	_	—	—	—	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2~0 DMBP2~DMBP0: Select Data Memory Banks 000: Bank 0 001~011: Reserved 100: Bank 4

101~111: Reserved

Accumulator – ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register – PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers – TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.



Status Register – STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status register are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

Bit	7	6	5	4	3	2	1	0
Name	—	—	ТО	PDF	OV	Z	AC	С
R/W	_	_	R	R	R/W	R/W	R/W	R/W
POR	—	_	0	0	х	х	х	х
POR	_	_	0	0	х	х	^	"- I I

STATUS Register

	"x": Unknown
Bit 7~6	Unimplemented, read as "0"
Bit 5	TO : Watchdog Time-Out flag 0: After power up or executing the "CLR WDT" or "HALT" instruction 1: A watchdog time-out occurred
Bit 4	PDF : Power down flag 0: After power up or executing the "CLR WDT" instruction 1: By executing the "HALT" instruction
Bit 3	 OV: Overflow flag 0: No overflow 1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa
Bit 2	Z : Zero flag 0: The result of an arithmetic or logical operation is not zero 1: The result of an arithmetic or logical operation is zero



- Bit 1 AC: Auxiliary flag
 - 0: No auxiliary carry
 - 1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction
- Bit 0
- 0: No carry-out

C: Carry flag

- 1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation
- The "C" flag is also affected by a rotate through carry instruction.

Emulated EEPROM Data Memory

The device contains an Emulated EEPROM Data Memory, which is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of the Emulated EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller.

Emulated EEPROM Data Memory Structure

The Emulated EEPROM Data Memory capacity is 32×16 bits for the device. The Emulated EEPROM Erase operation is carried out in a page format while the Write and Read operations are carried out in a word format. The page size is assigned with a capacity of 16 words. Note that the Erase operation should be executed before the Write operation is executed.

Operations	Format			
Erase	1 page/time			
Write	4 word/time			
Read	1 word/time			
Note: Page size=16 words.				

Emulated EEPROM Erase/Write/Read Format

XXXX
XXXX

"x": Don't care

Erase Page Number and Selection

Write Unit	EAR[4:2]	EAR[1:0]
0	000	XX
1	001	XX
2	010	XX
3	011	XX
4	100	XX
5	101	XX
6	110	XX
7	111	XX

"x": Don't care

Write Unit Number and Selection



Emulated EEPROM Registers

A series of registers control the overall operation of the Emulated EEPROM Data Memory. These are the address register, EAR, the data registers, ED0L/ED0H~ED3L/ED3H, and a single control register, ECR.

Register	Bit							
Name	7	6	5	4	3	2	1	0
EAR	—	—	_	EAR4	EAR3	EAR2	EAR1	EAR0
ED0L	D7	D6	D5	D4	D3	D2	D1	D0
ED0H	D15	D14	D13	D12	D11	D10	D9	D8
ED1L	D7	D6	D5	D4	D3	D2	D1	D0
ED1H	D15	D14	D13	D12	D11	D10	D9	D8
ED2L	D7	D6	D5	D4	D3	D2	D1	D0
ED2H	D15	D14	D13	D12	D11	D10	D9	D8
ED3L	D7	D6	D5	D4	D3	D2	D1	D0
ED3H	D15	D14	D13	D12	D11	D10	D9	D8
ECR	EWRTS1	EWRTS0	EEREN	EER	EWREN	EWR	ERDEN	ERD

Emulated EEPROM Register List

• EAR Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	EAR4	EAR3	EAR2	EAR1	EAR0
R/W	—	—	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	—	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4~0 EAR4~EAR0: Emulated EEPROM address bit 4 ~ bit 0

ED0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: The first Emulated EEPROM data bit 7 ~ bit 0

ED0H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The first Emulated EEPROM data bit 15 ~ bit 8

ED1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: The second Emulated EEPROM data bit $7 \sim bit 0$



• ED1H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The second Emulated EEPROM data bit 15 ~ bit 8

ED2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: The third Emulated EEPROM data bit $7 \sim bit 0$

• ED2H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D15~D8**: The third Emulated EEPROM data bit 15 ~ bit 8

ED3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **D7~D0**: The fourth Emulated EEPROM data bit $7 \sim bit 0$

• ED3H Register

Bit	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D15~D8: The fourth Emulated EEPROM data bit 15 ~ bit 8

• ECR Register

Bit	7	6	5	4	3	2	1	0
Name	EWRTS1	EWRTS0	EEREN	EER	EWREN	EWR	ERDEN	ERD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **EWRTS1~EWRTS0**: Emulated EEPROM Erase/Write time selection

- 10: 8ms
- 11: 16ms

^{00: 2}ms

^{01: 4}ms

Bit 5	EEREN: Emulated EEPROM Erase enable 0: Disable 1: Enable
	This bit is used to enable the Emulated EEPROM erase function and must be set high before erase operations are carried out. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Clearing this bit to zero will inhibit the Emulated EEPROM erase operations.
Bit 4	EER: Emulated EEPROM Erase control 0: Erase cycle has finished 1: Activate an erase cycle
	When this bit is set high by the application program, an erase cycle will be activated. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Setting this bit high will have no effect if the EEREN has not first been set high.
Bit 3	EWREN: Emulated EEPROM Write enable 0: Disable 1: Enable
	This bit is used to enable the Emulated EEPROM write function and must be set high before write operations are carried out. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Clearing this bit to zero will inhibit the Emulated EEPROM write operations.
Bit 2	EWR : Emulated EEPROM Write control 0: Write cycle has finished 1: Activate a write cycle
	When this bit is set high by the application program, a write cycle will be activated. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the EWREN has not first been set high.
Bit 1	ERDEN: Emulated EEPROM Read enable 0: Disable 1: Enable
	This bit is used to enable the Emulated EEPROM read function and must be set high before read operations are carried out. Clearing this bit to zero will inhibit the Emulated EEPROM read operations.
Bit 0	ERD: Emulated EEPROM Read control 0: Read cycle has finished 1: Activate a read cycle
	When this bit is set high by the application program, a read cycle will be activated. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the ERDEN has not first been set high.
	e EEREN, EER, EWREN, EWR, ERDEN and ERD cannot be set to "1" at the same time
2. No	one instruction. te that the CPU will be stopped when a read, write or erase operation is successfully
3. En sta 4. En	ivated. sure that the f_{SYS} clock frequency is equal to or greater than 2MHz and the f_{SUB} clock is ble before executing the erase or write operation. sure that the read, write or erase operation is totally complete before executing other erations.
Erasing the Emu	Ilated EEPROM
For Emulat	ed EEPROM erase operation the desired erase page address should first be placed in
	gister. The number of the page erase operation is 16 words per page, therefore, the ge erase address is only specified by the EAR4 bit in the EAR register and the content

of EAR3~EAR0 in the EAR register is not used to specify the page address. To erase the Emulated EEPROM page, the EEREN bit in the ECR register must first be set high to enable the erase function. After this the EER bit in the ECR register must be immediately set high to initiate an erase cycle. These two instructions must be executed in two consecutive instruction cycles to activate an erase operation successfully. The global interrupt bit EMI should also first be cleared to zero before implementing any erase operations, and then set high again after a valid erase activation procedure has completed. Note that the CPU will be stopped when an erase operation is successfully activated. When the erase cycle terminates, the CPU will resume executing the application program. And the EER bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been erased. The Emulated EEPROM erased page content will all be zero after an erase operation.

Writing Data to the Emulated EEPROM

For Emulated EEPROM write operation, the desired write address should be placed in the EAR register, and the data should first be placed in the ED0L/ED0H~ED3L/ED3H registers. The number of the write operation is 4 words each time, therefore, the available write unit address is only specified by the EAR4~EAR2 bits in the EAR register and the content of EAR1~EAR0 in the EAR register is not used to specify the unit address. To write data to the Emulated EEPROM, the EWREN bit in the ECR register must first be set high to enable the write function. After this the EWR bit in the ECR register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt bit EMI should also first be cleared to zero before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that the CPU will be stopped when a write operation is successfully activated. When the write cycle terminates, the CPU will resume executing the application program. And the EWR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the Emulated EEPROM.

Reading Data from the Emulated EEPROM

For Emulated EEPROM read operation the desired read address should first be placed in the EAR register. To read data from the Emulated EEPROM, the ERDEN bit in the ECR register must first be set high to enable the read function. After this a read cycle will be initiated if the ERD bit in the ECR register is now set high. Note that the CPU will be stopped when the read operation is successfully activated. When the read cycle terminates, the CPU will resume executing the application program. And the ERD bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been read from the Emulated EEPROM. Then the data can be read from the ED0H/ ED0L data register pair by application program. The data will remain in the data register pair until another read, write or erase operation is executed.

Programming Considerations

Care must be taken that data is not inadvertently written to the Emulated EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process. When writing or erasing data the EWR or EER bit must be set high immediately after the EWREN or EEREN bit has been set high, to ensure the write or erase cycle executes correctly. The global interrupt bit EMI should also be cleared to zero before a write or erase cycle is executed and then set again after a valid write or erase activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until Emulated EEPROM read, write or erase operation is totally complete. Otherwise, Emulated EEPROM read, write or erase operation will fail.



Programming Examples

Erase a Data Page of the Emulated EEPROM – polling method

Eras	e a Data Page of the E	mulated EEPROM – polling method
MOV	A, EEPROM ADRES	; user defined page
MOV	EAR, A	
MOV	A, 00H	; Erase time=2ms (40H for 4ms, 80H for 8ms, C0H for 16ms)
MOV	ECR, A	
CLR		
SET	EEREN	; set EEREN bit, enable erase operation
SET	EER	; start Erase Cycle - set EER bit - executed immediately after
		; setting EEREN bit
SET	EMI	
BACK		
SZ		; check for erase cycle end
JMP	BACK	
:		
Writ	ing Data to the Emulat	od EEPPOM – polling method
	•	ed EEPROM – polling method
		; user defined address
	EAR, A	
	A, EEPROM_DATA0_L	; user defined data
	EDOL, A	
	A, EEPROM_DATA0_H	
	EDOH, A	
	A, EEPROM_DATA1_L	
	EDIL, A	
	A, EEPROM_DATA1_H	
	ED1H, A A, EEPROM_DATA2_L	
	ED2L, A	
	A, EEPROM DATA2 H	
	ED2H, A	
	A, EEPROM DATA3 L	
	ED3L, A	
	A, EEPROM DATA3 H	
	ED3H, A	
	A, 00H	; Write time=2ms (40H for 4ms, 80H for 8ms, COH for 16ms)
	ECR, A	,,
CLR		
	EWREN	; set EWREN bit, enable write operation
SET	EWR	; start Write Cycle - set EWR bit - executed immediately after
		; setting EWREN bit
SET	EMI	
BACK		
SZ	EWR	; check for write cycle end
JMP	BACK	-
:		

Reading Data from the Emulated EEPROM – polling method

	A, EEPROM_ADRE	; user defined address
MOV	EAR, A	
SET	ERDEN	; set ERDEN bit, enable read operation
SET	ERD	; start Read Cycle - set ERD bit
BACK	:	
SZ	ERD	; check for read cycle end
JMP	BACK	-
CLR	ECR	; disable Emulated EEPROM read if no more read operations are
		; required
MOV	A, EDOL	; move read data to register
MOV	READ DATA L, A	
MOV	A, EDOH	
MOV	READ_DATA_H, A	

Note: For each read operation, the address register should be re-specified followed by setting the ERD bit high to activate a read cycle even if the target address is consecutive.



Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected only through the application program by using some control registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. External oscillator requiring some external components as well as fully integrated internal oscillators requiring no external components, are provided to form a wide range of both fast and slow system oscillators. All oscillator options all can be selected through register programming. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillators. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/ power ratio, a feature especially important in power sensitive portable applications.


Туре	Name	Frequency	Pins
Internal High Speed RC	HIRC	4MHz	—
External Low Speed Crystal	LXT	32.768kHz	XT1/XT2
Internal Low Speed RC	LIRC	32kHz	_

Oscillator Types

System Clock Configurations

There are three oscillator sources, one high speed oscillator and two low speed oscillators. The high speed system clock f_H has a frequency of 4MHz and is sourced from the internal high speed RC oscillator, HIRC. The low speed oscillators are the external 32.768kHz crystal oscillator, LXT, and the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.

The actual source clock used for the low speed oscillators is chosen via the FSS bit in the SCC register. The frequency of the slow speed or high speed system clock is also determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.



System Clock Configurations



Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 4MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that this internal system clock requires no external pins for its operation.

External 32.768kHz Crystal Oscillator – LXT

The External 32.768 kHz Crystal System Oscillator is one of the low frequency oscillator choices, which is selected via a software control bit, FSS. This clock source has a fixed frequency of 32.768kHz and requires a 32.768kHz crystal to be connected between pins XT1 and XT2. The external resistor and capacitor components connected to the 32.768kHz crystal are necessary to provide oscillation. For applications where precise frequencies are essential, these components may be required to provide frequency compensation due to different crystal manufacturing tolerances. After the LXT oscillator is enabled by setting the LXTEN bit to 1, there is a time delay associated with the LXT oscillator waiting for it to start-up.


When the microcontroller enters the SLEEP or IDLE Mode, the system clock is switched off to stop microcontroller activity and to conserve power. However, in many microcontroller applications it may be necessary to keep the internal timers operational even when the microcontroller is in the SLEEP or IDLE Mode. To do this, another clock, independent of the system clock, must be provided.

However, for some crystals, to ensure oscillation and accurate frequency generation, it is necessary to add two small value external capacitors, C1 and C2. The exact values of C1 and C2 should be selected in consultation with the crystal or resonator manufacturer's specification. The external parallel feedback resistor, R_P , is required.

The pin-shared software control bits determine if the XT1/XT2 pins are used for the LXT oscillator or as I/O or other pin-shared functional pins.

- If the LXT oscillator is not used for any clock source, the XT1/XT2 pins can be used as normal I/O
 or other pin-shared functional pins.
- If the LXT oscillator is used for any clock source, the 32.768kHz crystal should be connected to the XT1/XT2 pins.

For oscillator stability and to minimise the effects of noise and crosstalk, it is important to ensure that the crystal and any associated resistors and capacitors along with interconnecting lines are all located as close to the MCU as possible.



Note: 1. R_P, C1 and C2 are required.
2. Although not shown XT1/XT2 pins have a parasitic capacitance of around 7pF.

External LXT Oscillator



LXT Oscillator C1 and C2 Values										
Crystal Oscillator Frequency C1 C2										
32.768kHz 10pF 10pF										
Note: 1. C1 and C2 values are for guidance only. 2. R _P =5M~10MΩ is recommended.										

32.768kHz Oscillator Recommended Capacitor Values

LXT Oscillator Low Power Function

The LXT oscillator can function in one of two modes, the Quick Start Mode and the Low Power Mode. The mode selection is executed using the LXTSP bit in the LXTC register.

LXTSP Bit	LXT Operating Mode
0	Low-power
1	Quick Start

When the LXTSP bit is set to high, the LXT Quick Start Mode will be enabled. In the Quick Start Mode the LXT oscillator will power up and stabilise quickly. However, after the LXT oscillator has fully powered up it can be placed into the Low-power mode by clearing the LXTSP bit to zero. The oscillator will continue to run but with reduced current consumption, as the higher current consumption is only required during the LXT oscillator start-up. It is important to note that the LXT operating mode switching must be properly controlled before the LXT oscillator clock is selected as the system clock source. Once the LXT oscillator clock is selected as the system clock source using the CKS bit field and FSS bit in the SCC register, the LXT oscillator operating mode can not be changed.

It should be noted that, no matter what condition the LXTSP bit is set to, the LXT oscillator will always function normally. The only difference is that it will take more time to start up if in the Low-power mode.

Internal 32kHz Oscillator – LIRC

The Internal 32kHz System Oscillator is one of the low frequency oscillator choices, which is selected via a software control bit, FSS. It is a fully integrated RC oscillator with a typical frequency of 32kHz at full voltage range, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.


System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency, f_H , or low frequency, f_{SUB} , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced



from the HIRC oscillator. The low speed system clock source can be sourced from the internal clock f_{SUB} . If f_{SUB} is selected then it can be sourced by either the LXT or LIRC oscillator, selected via configuring the FSS bit in the SCC register. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\rm H}/2 \sim f_{\rm H}/64$.





Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source, $f_H \sim f_H/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	Register Setting				fн	fsuв	flirc			
Mode	CFU	FHIDEN	EN FSIDEN CKS2~CKS0		ISYS	ин	ISUB	ILIRC			
FAST	On	х	х	000~110	f _H ~f _H /64	On	On	On			
SLOW	On	х	х	111	fsuв	On/Off ⁽¹⁾	On	On			
IDLE0	Off (0	1	000~110	Off	Off	On	On			
IDLEU			U		111	On	Oli	OII	On		
IDLE1	Off	1	1	XXX	On	On	On	On			
IDLE2	Off	1	1	1	0	000~110	On	0	0"		
IDLE2	Οπ							1 0	111	Off	On
SLEEP	Off	0	0	XXX	Off	Off	Off	On/Off ⁽²⁾			

"x": Don't care

- Note: 1. The $f_{\rm H}$ clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.
 - 2. The f_{LIRC} clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.



FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source which will come from the high speed oscillator, HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from either the LIRC or LXT oscillator determined by the FSS bit in the SCC register.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped. The f_{SUB} clock provided to the peripheral function will also be stopped, too. However the f_{LIRC} clock can continues to operate if the WDT function is enabled.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

Control Registers

The registers, SCC, HIRCC and LXTC, are used to control the system clock and the corresponding oscillator configurations.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
SCC	CKS2	CKS1	CKS0	_	—	FSS	FHIDEN	FSIDEN				
HIRCC	—	_	—	—	—	—	HIRCF	HIRCEN				
LXTC	_		—			LXTSP	LXTF	LXTEN				

System Operating Mode Control Register List



SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	—	—	FSS	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	—	—	R/W	R/W	R/W
POR	0	0	0	—	_	0	0	0

Bit 7~5 CKS2~CKS0: System clock selection

$\operatorname{Dit} / 3$	CK52-CK50. System clock selection
	000: f_H
	$001: f_{\rm H}/2$
	010: f _H /4
	$011: f_{\rm H}/8$
	$100: f_{\rm H}/16$
	101: f _H /32
	110: f _H /64
	111: f _{SUB}
	These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_H or f_{SUB} , a divided version of the high speed system oscillator can also be chosen as the system clock source.
Bit 4~3	Unimplemented, read as "0"
Bit 2	FSS: Low frequency clock selection 0: LIRC 1: LXT
Bit 1	FHIDEN: High frequency oscillator control when CPU is switched off 0: Disable 1: Enable
	This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.
Bit 0	FSIDEN : Low frequency oscillator control when CPU is switched off 0: Disable 1: Enable
	This bit is used to control whether the low speed oscillator is activated or stopped

when the CPU is switched off by executing an "HALT" instruction.

HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	—	—	HIRCF	HIRCEN
R/W	_	—	_	_	_	—	R	R/W
POR	_	_	—	—	_	—	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable

1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable

1: Enable



LXTC Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	_	LXTSP	LXTF	LXTEN
R/W	—	—	—	—	—	R/W	R	R/W
POR			_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 LXTSP: LXT Quick Start Control

0: Disable

1: Enable

This bit is used to control whether the LXT oscillator is operating in the low power or quick start mode. When the LXTSP bit is set to 1, the LXT oscillator will oscillate quickly but consume more power. If the LXTSP bit is cleared to 0, the LXT oscillator will consume less power but take longer time to stablise. It is important to note that this bit can not be changed after the LXT oscillator is selected as the system clock source using the CKS2~CKS0 and FSS bits in the SCC register.

Bit 1 LXTF: LXT oscillator stable flag

0: LXT unstable

1: LXT stable


This bit is used to indicate whether the LXT oscillator is stable or not. When the LXTEN bit is set to 1 to enable the LXT oscillator, the LXTF bit will first be cleared to 0 and then set to 1 after the LXT oscillator is stable.

Bit 0 LXTEN: LXT oscillator enable control 0: Disable 1: Enable

Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




Rev. 1.50



FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LXT or LIRC oscillator determined by the FSS bit in the SCC register and therefore requires this oscillator to be stable before full mode switching occurs.




SLOW Mode to FAST Mode Switching

In SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_{H} ~ f_{H} /64.

However, if f_H is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.





Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared to zero.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The $f_{\rm H}$ clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared to zero.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.



Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared to zero.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared to zero.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be set as outputs or if set as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are set as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LXT or LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.



Programming Considerations

The LXT oscillator uses different SST counter. For example, if the system is woken up from the SLEEP Mode and the LXT oscillator need to start-up from an off state.

If the device is woken up from the SLEEP Mode to the FAST Mode, the high speed system oscillator needs an SST period. The device will execute first instruction after HIRCF is "1". At this time, the LXT oscillator may not be stability if f_{SUB} is from LXT oscillator. The same situation occurs in the power-on state. The LXT oscillator is not ready yet when the first instruction is executed.

There are peripheral functions, such as TM, for which the f_{SYS} is used. If the system clock source is switched from f_H to f_{SUB} , the clock source to the peripheral functions mentioned above will change accordingly.

Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdot Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be set using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} , which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{15} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable and reset MCU operation. This register controls the overall operation of the Watchdog Timer.

WDTC Register	
---------------	--

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

10101: Disable

01010: Enable Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time, t_{SRESET}, and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: $2^{8}/f_{LIRC}$
$001: 2^9/f_{LIRC}$
010: $2^{10}/f_{LIRC}$
$011{:}\ 2^{11}/f_{\rm LIRC}$
$100: 2^{12}/f_{LIRC}$
$101: 2^{13}/f_{LIRC}$
110: $2^{14}/f_{LIRC}$
111: $2^{15}/f_{LIRC}$

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	—	—	_	LVRF	LRF	WRF
R/W	—	—	—	—	—	R/W	R/W	R/W
POR			_	_	_	х	0	0

"x": Unknown

- Bit 7~3 Unimplemented, read as "0"
- Bit 2 LVRF: LVR function reset flag
- Refer to the Low Voltage Reset section.
- Bit 1 LRF: LVR control register software reset flag Refer to the Low Voltage Reset section.



Bit 0 WRF: WDT control register software reset flag

0: Not occurred

1: Occurred

This bit is set to 1 by the WDT control register software reset and cleared to 0 by the application program. Note that this bit can only be cleared to 0 by the application program.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer additional enable/disable and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B. The WDT function will be enabled if the WE4~WE0 bits value is equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have the value of 01010B.


WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other value	Reset MCU

Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDT software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bit filed, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the 2^{15} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the 2^{15} division ratio, and a minimum timeout of 8ms for the 2^{8} division ratio.







Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being set.

Reset Functions

There are several ways in which a microcontroller reset can occur, through events occurring internally.

Power-on Reset


The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Low Voltage Reset – LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level. This function can be enabled or disabled by the LVRC control register. If the LVRC control register is configured to enable the LVR, the LVR function will be always enabled, except in the SLEEP/IDLE mode, with a specific LVR voltage V_{LVR}. If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$ such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set high. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between $0.9V \sim V_{LVR}$ must exist for a time greater than that specified by t_{LVR} in the LVR characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. If the LVS7~LVS0 bits are set to 01011010B, the LVR function is enabled with a fixed LVR voltage of 1.7V. If the LVS7~LVS0 bits are set to 10100101B, the LVR function is disabled. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the LVR will reset the device after a delay time, t_{SRESET}. When this happens, the LRF bit in the RSTFC register will be set high. After power on the register will have the value of 01011010B. Note that the LVR function will be automatically disabled when the device enters the IDLE or SLEEP mode.





Low Voltage Reset Timing Chart

LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	1	0	1	0

Bit 7~0 LVS7~LVS0: LVR voltage select control

0	1	0	1	1	0	1	0:	1	.7	V	

10100101: Disable

Any other value: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a t_{LVR} time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than 01011010B and 10100101B, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t_{SRESET} . However in this situation the register contents will be reset to the POR value.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	LVRF	LRF	WRF
R/W	—	—	—	—	—	R/W	R/W	R/W
POR	—	_	—	—	_	х	0	0

"x": Unknown


Bit 7~3 Unimplemented, read as "0"

Bit 2	LVRF: LVR function reset flag0: Not occurred1: OccurredThis bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.
Bit 1	LRF: LVR control register software reset flag 0: Not occurred 1: Occurred
	This bit is set high if the LVRC register contains any non-defined LVRC register values. This in effect acts like a software-reset function. This bit can only be cleared to zero by the application program.
Bit 0	WRF : WDT control register software reset flag Refer to the Watchdog Timer Control Register section.



Watchdog Time-out Reset during Normal Operation


When the Watchdog time-out Reset during normal operations in the FAST or SLOW mode occurs, the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart

Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

Note: "u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Cleared after reset, WDT begins counting
Timer Modules	Timer Modules will be turned off
Input/Output Ports	I/O ports will be set as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that as more than one package types exist, the table reflects the situation for the larger package type.



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)		
IAR0	XXXX XXXX	uuuu uuuu	uuuu uuuu		
MP0	XXXX XXXX	uuuu uuuu	uuuu uuuu		
IAR1	XXXX XXXX	uuuu uuuu	uuuu uuuu		
MP1	XXXX XXXX	uuuu uuuu	uuuu uuuu		
BP	000	000	uuu		
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu		
PCL	0000 0000	0000 0000	0000 0000		
TBLP	XXXX XXXX	uuuu uuuu	uuuu uuuu		
TBLH	XXXX XXXX	uuuu uuuu	uuuu uuuu		
ТВНР	X X X	uuu	uuu		
STATUS	00 x x x x	1u uuuu	11 uuuu		
LVRC	0101 1010	0101 1010	uuuu uuuu		
VBGC	0	0	u		
RSTFC	x 0 0	uuu	u u u		
SCC	000000	000000	uuuuuu		
HIRCC	0 1	01	u u		
LXTC	000	000	u u u		
PA	1111 1111	1111 1111	uuuu uuuu		
PAC	1111 1111	1111 1111	uuuu uuuu		
PAPU	0000 0000	0000 0000	uuuu uuuu		
PAWU	0000 0000	0000 0000	uuuu uuuu		
LVPUC	0	0	u		
WDTC	0101 0011	0101 0011	uuuu uuuu		
PB	1111 1111	1111 1111	uuuu uuuu		
PBC	1111 1111	1111 1111	uuuu uuuu		
PBPU	0000 0000	0000 0000	uuuu uuuu		
PC	1111 1111	1111 1111	uuuu uuuu		
PCC	1111 1111	1111 1111	uuuu uuuu		
PCPU	0000 0000	0000 0000	uuuu uuuu		
PD	11	11	u u		
PDC	11	11	uu		
PDPU	00	00	u u		
-			u u (ADRFS=0)		
SADOL	x x	x x	uuuu uuuu (ADRFS=1)		
SADOH	xxxx xxxx		uuuu uuuu (ADRFS=0)		
SADOT	****	XXXX XXXX -	u u (ADRFS=1)		
SADC0	0000 0000	0000 0000	uuuu uuuu		
SADC1	0000 0000	0000 0000	uuuu uuuu		
ECR	0000 0000	0000 0000	uuuu uuuu		
EAR	0 0000	0 0000	u uuuu		
ED0L	0000 0000	0000 0000	uuuu uuuu		
ED0H	0000 0000	0000 0000	uuuu uuuu		
ED1L	0000 0000	0000 0000	uuuu uuuu		
ED1H	0000 0000	0000 0000	uuuu uuuu		



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
ED2L	0000 0000		
ED2H	0000 0000	0000 0000	
ED3L	0000 0000	0000 0000	<u>uuuu uuuu</u>
ED3H	0000 0000	0000 0000	
TSR0	0000 0000	0000 0000	<u>uuuu uuuu</u>
TSR1	100	100	uuu
CARL0	0000 0000	0000 0000	
CARL1	00	00	u u
CARH0	0000 0000	0000 0000	<u>uuuu uuuu</u>
CARH1	10	1 0	u u
USR	0000 1011	0000 1011	<u>uuuu uuuu</u>
UCR1	0000 00x0	0000 00x0	<u>uuuu uuuu</u>
UCR2	0000 0000	0000 0000	<u>uuuu uuuu</u>
TXR_RXR	XXXX XXXX	XXXX XXXX	uuuu uuuu
BRG	XXXX XXXX	XXXX XXXX	<u>uuuu uuuu</u>
СТМСО	0000 0000	0000 0000	uuuu uuuu
CTMC1	0000 0000	0000 0000	<u>uuuu uuuu</u>
CTMDL	0000 0000	0000 0000	uuuu uuuu
СТМДН	00	00	u u
CTMAL	0000 0000	0000 0000	uuuu uuuu
СТМАН	00	00	u u
PSCR	00	00	u u
TB0C	0000	0 0 0 0	uuuu
TB1C	0000	0000	uuuu
INTEG	00	00	u u
INTC0	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	uuuu uuuu
LCDC0	0 0000	0 0000	u uuuu
LCDC1	000- 0000	000- 0000	uuu- uuuu
PAS0	0000 0000	0000 0000	uuuu uuuu
PAS1	0000 0000	0000 0000	uuuu uuuu
PBS0	0000 0000	0000 0000	uuuu uuuu
PBS1	0000 0000	0000 0000	uuuu uuuu
PCS0	0000 0000	0000 0000	uuuu uuuu
PCS1	0000 0000	0000 0000	uuuu uuuu
PDS0	0000	0000	uuuu
IFS	00	00	u u

Note: "u" stands for unchanged

"x" stands for unknown

"-" stands for unimplemented



Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PD. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
PB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PBC	PBC7	PBC6	PBC5	PBC4	PBC3	PBC2	PBC1	PBC0
PBPU	PBPU7	PBPU6	PBPU5	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0
PC	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
PCC	PCC7	PCC6	PCC5	PCC4	PCC3	PCC2	PCC1	PCC0
PCPU	PCPU7	PCPU6	PCPU5	PCPU4	PCPU3	PCPU2	PCPU1	PCPU0
PD	—	_	—	—	—	—	PD1	PD0
PDC	_	_	_	_	_	_	PDC1	PDC0
PDPU		_	_	_		_	PDPU1	PDPU0
LVPUC			_			_		LVPU

I/O Logic Function Register List

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers, namely PAPU~PDPU, and are implemented using weak PMOS transistors. These pull-high resistors are selected using the LVPUC and PAPU~PDPU registers, and are implemented using weak PMOS transistors. The PxPU register is used to determine whether the pull-high function is enabled or not while the LVPUC register is used to select the pull-high resistors value for low voltage power supply applications.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

-": Unimplemented, read as "0"



PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x pin pull-high function control

0: Disable

1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A, B, C or D. However, the actual available bits for each I/O Port may be different.

LVPUC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	—	LVPU
R/W	_	—	—	—	—	—	—	R/W
POR	—	_	—	—	_	—	_	0

Bit 7~1 Unimplemented, read as "0"

LVPU: Pull-high resistor select when low voltage power supply

0: All pin pull high resistor is $60k\Omega$ @ 3V

1: All pin pull high resistor is $15k\Omega$ @ 3V

This bit is used to select the pull-high resistor value for low voltage power supply applications. The LVPU bit is only available when the corresponding pin pull-high function is enabled by setting the relevant pull-high control bit high. This bit will have no effect when the pull-high function is disabled.

Port A Wake-up

Bit 0

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0

~0 PAWU7~PAWU0: PA7~PA0 wake-up function control 0: Disable

1: Enable



I/O Port Control Registers

Each I/O port has its own control register known as PAC~PDC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be set as a CMOS output. If the pin is currently set as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A, B, C or D. However, the actual available bits for each I/O Port may be different.

Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" Output Function Selection register "n", labeled as PxSn, and Input Function Selection register, labeled as IFS, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INT, CTCK etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00		
PAS1	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10		
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00		
PBS1	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10		
PCS0	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00		
PCS1	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10		
PDS0	_	_	_	_	PDS03	PDS02	PDS01	PDS00		
IFS	_		—			—	INTPS	RXPS		

Pin-shared Function Selection Register List

PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 pin-shared function selection

Die, 0	Theory Theorem Phil Shares Failed to Selection
	00: PA3
	01: SEG14
	10: VREF
	11: PA3
Bit 5~4	PAS05~PAS04: PA2 pin-shared function selection
	00: PA2
	01: XT1
	10: PA2
	11: PA2
Bit 3~2	PAS03~PAS02: PA1 pin-shared function selection
	00: PA1
	01: SEG15
	10: AN0
	11: PA1
Bit 1~0	PAS01~PAS00: PA0 pin-shared function selection
	00: PA0
	01: XT2
	10: PA0

11: PA0

PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	PAS13	PAS12	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS17~PAS16: PA7 pin-shared function selection

00: PA7/CTCK

01: SEG10 10: PA7/CTCK

11: PA7/CTCK



- Bit 5~4 PAS15~PAS14: PA6 pin-shared function selection 00: PA6
 - 01: SEG11
 - 10: RX
 - 11: PA6
- Bit 3~2 PAS13~PAS12: PA5 pin-shared function selection
 - 00: PA5 01: SEG12
 - 10: TX
 - 11: PA5
- Bit 1~0 **PAS11~PAS10**: PA4 pin-shared function selection 00: PA4 01: SEG13
 - 10: REM
 - 11: PA4

PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PBS07~PBS06: PB3 pin-shared function selection 00: PB3/INT 01: SEG19 10: PB3/INT 11: PB3/INT
Bit 5~4	PBS05~PBS04 : PB2 pin-shared function selection 00: PB2 01: SEG18 10: AN3 11: PB2
Bit 3~2	PBS03~PBS02: PB1 pin-shared function selection 00: PB1 01: SEG17 10: AN2 11: PB1
Bit 1~0	PBS01~PBS00 : PB0 pin-shared function selection 00: PB0 01: SEG16 10: AN1 11: PB0

PBS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS17	PBS16	PBS15	PBS14	PBS13	PBS12	PBS11	PBS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PBS17~PBS16: PB7 pin-shared function selection

00: PB7	
01: COM3	
10: PB7	
11: PB7	



Bit 5~4 PBS15~PBS14: PB6 pin-shared function selection 00: PB6 01: COM2 10: PB6 11: PB6 Bit 3~2 PBS13~PBS12: PB5 pin-shared function selection 00: PB5 01: COM1 10: PB5 11: PB5 Bit 1~0 PBS11~PBS10: PB4 pin-shared function selection 00: PB4 01: COM0 10: PB4 11: PB4

PCS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS07	PCS06	PCS05	PCS04	PCS03	PCS02	PCS01	PCS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6	PCS07~PCS06: PC3 pin-shared function selection 00: PC3 01: SEG3 10: PC3 11: PC3
Bit 5~4	PCS05~PCS04: PC2 pin-shared function selection 00: PC2 01: SEG2 10: PC2 11: PC2
Bit 3~2	PCS03~PCS02 : PC1 pin-shared function selection 00: PC1 01: SEG1 10: PC1 11: PC1
Bit 1~0	PCS01~PCS00: PC0 pin-shared function selection 00: PC0 01: SEG0 10: PC0 11: PC0

PCS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PCS17	PCS16	PCS15	PCS14	PCS13	PCS12	PCS11	PCS10
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PCS17~PCS16: PC7 pin-shared function selection

00: PC7
01: SEG7
10: PC7
11: PC7



- Bit 5~4 PCS15~PCS14: PC6 pin-shared function selection 00: PC6/INT 01: SEG6
 - 10: PC6/INT
 - 11: PC6/INT
- Bit 3~2 PCS13~PCS12: PC5 pin-shared function selection
 - 00: PC5
 - 01: SEG5 10: TX
 - 10. 1X 11: PC5
- Bit 1~0 PCS11~PCS10: PC4 pin-shared function selection 00: PC4 01: SEG4
 - 10: RX
 - 10: ICA 11: PC4

PDS0 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	PDS03	PDS02	PDS01	PDS00
R/W	—	—	—	—	R/W	R/W	R/W	R/W
POR	—	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 PDS03~PDS02: PD1 pin-shared function selection

- 00: PD1 01: SEG8
- 10: PD1
- 11: PD1

Bit 1~0 PDS01~PDS00: PD0 pin-shared function selection

- 00: PD0 01: SEG9
- 10: CTP
- 11: CTPB

IFS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	INTPS	RXPS
R/W	_	—	—	_	—		R/W	R/W
POR	_	_		_	_		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 INTPS: INT input source pin selection

0: PB3

1: PC6


Bit 0 **RXPS**: RX input source pin selection

0: PA6 1: PC4



I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to set some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be set to have this function.



Timer Modules – TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes a Timer Module, abbreviated to the name TM. The TM is a multi-purpose timing unit and serves to provide operations such as Timer/Counter, Compare Match Output as well as being the functional unit for the generation of PWM signals. The TM has two individual interrupts. The addition of input and output pins for the TM ensures that users are provided with timing units with a wide and flexible range of features.

The basic features of the Compact TM are described here with more detailed information provided in the Compact TM section.

Introduction

The device contains a Compact Type TM. The main features of CTM is summarised in the accompanying table.

Function	СТМ
Timer/Counter	\checkmark
Compare Match Output	\checkmark
PWM Output	√
PWM Alignment	Edge
PWM Adjustment Period & Duty	Duty or Period

CTM Function Summary

TM Operation

The TM offers a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the CTCK2~CTCK0 bits in the CTM control registers The clock source can be a ratio of the system clock f_{SYS} or the internal high clock f_{H} , the f_{SUB} clock source or the external CTCK pin. The CTCK pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

TM Interrupts

The Compact type TM has two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins


The Compact TM has one TM input pin, with the label CTCK. The CTM input pin, CTCK, is essentially a clock source for the CTM and is selected using the CTCK2~CTCK0 bits in the CTMC0 register. This external TM input pin allows an external clock source to drive the internal TM. The

CTCK input pin can be chosen to have either a rising or falling active edge. The CTCK pin is also used as the external trigger input pin in single pulse output mode.

The Compact TM has two output pins with the label CTP and CTPB. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external CTP and CTPB output pins are also the pins where the TM generates the PWM output waveform. As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be setup using the relevant pin-shared function selection bits described in the Pin-shared Function.

СТМ					
Input	Output				
СТСК	CTP, CTPB				

CTM External Pins




CTM Function Pin Block Diagram

Programming Considerations

The TM Counter Registers and the Compare CCRA register, has a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA register is implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA low byte register, named CTMAL, using the following access procedures. Accessing the CCRA low byte register without following these access procedures will result in unpredictable values.






The following steps show the read and write procedures:

- Writing Data to CCRA
 - Step 1. Write data to Low Byte CTMAL
 - Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte CTMAH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers and or CCRA
 - Step 1. Read data from the High Byte CTMDH, CTMAH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte CTMDL, CTMAL
 - This step reads data from the 8-bit buffer.

Compact Type TM – CTM

The Compact TM type still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact TM can also be controlled with an external input pin and can drive two external output pins.



Note: The CTPB is the inverse signal of CTP.

Compact Type TM Block Diagram

Compact TM Operation

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is three bits wide whose value is compared with the highest three bits in the counter while the CCRA is the ten bits and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.



Compact Type TM Register Description

Overall operation of each Compact TM is controlled using several registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Register	Bit										
Name	7	6	5	4	3	2	1	0			
CTMC0	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0			
CTMC1	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR			
CTMDL	D7	D6	D5	D4	D3	D2	D1	D0			
CTMDH	—	—	—	—		—	D9	D8			
CTMAL	D7	D6	D5	D4	D3	D2	D1	D0			
CTMAH			—	—		—	D9	D8			

10-bit Compact TM Register List

CTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTPAU: CTM Counter Pause Control

0: Run

1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 CTCK2~CTCK0: Select CTM Counter clock

000:	$f_{\rm SYS}/4$
001:	fsys

- 010: $f_{\rm H}/16$
- 010: $f_{\rm H}/64$
- 100: f_{SUB}
- 100. ISUB 101: f_{SUB}
- 110: CTCK rising edge clock
- 111: CTCK falling edge clock

These three bits are used to select the clock source for the CTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the oscillator section.

Bit 3

CTON: CTM Counter On/Off Control 0: Off

1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run, clearing the bit disables the CTM. Clearing this bit to zero will stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output pin will be reset to its initial condition, as specified by the CTOC bit, when the CTON bit changes from low to high.



Bit 2~0 CTRP2~CTRP0: CTM CCRP 3-bit register, compared with the CTM Counter bit 9 ~ bit 7

Comparator P Match Period: 000: 1024 CTM clocks 001: 128 CTM clocks 010: 256 CTM clocks 011: 384 CTM clocks 100: 512 CTM clocks 101: 640 CTM clocks 110: 768 CTM clocks 111: 896 CTM clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTCCLR bit is set to zero. Setting the CTCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three ounter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

CTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 CTM1~CTM0: Select CTM Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTM1 and CTM0 bits. In the Timer/Counter Mode, the CTM output pin state is undefined.

Bit 5~4 CTIO1~CTIO0: Select CTM external pin function

Compare Match Output Mode

- 00: No change
- 01: Output low
- 10: Output high
- 11: Toggle output
- PWM Output Mode
 - 00: PWM output inactive state
 - 01: PWM output active state
 - 10: PWM output
 - 11: Undefined

Timer/counter Mode

Unused

These two bits are used to determine how the CTM output pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTM is running.

In the Compare Match Output Mode, the CTIO1~CTIO0 bits determine how the CTM output pin changes state when a compare match occurs from the Comparator A. The CTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the CTIO1~CTIO0 bits are both zero, then no change will take place on the output. The initial value of the CTM output pin should be setup using the CTOC bit. Note that the output level requested by the CTIO1~CTIO0 bits must be different from the initial value setup

using the CTOC bit otherwise no change will occur on the CTM output pin when a compare match occurs. After the CTM output pin changes state it can be reset to its initial level by changing the level of the CTON bit from low to high.

In the PWM Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to change the values of the CTIO1 and CTIO0 bits only after the CTM has been switched off. Unpredictable PWM outputs will occur if the CTIO1 and CTIO0 bits are changed when the CTM is running.

Bit 3

CTOC: CTM CTP Output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode

0: Active low

1: Active high

This is the output control bit for the CTM output pin. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 CTPOL: CTM CTP Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the CTM output pins. When the bit is set high the CTM output pins will be inverted and not inverted when the bit is zero. It has no effect if the CTM is in the Timer/Counter Mode.

Bit 1 CTDPX: CTM PWM period/duty Control 0: CCRP - period; CCRA - duty

1: CCRP - duty; CCRA - period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 CTCCLR: CTM Counter clear condition selection

0: CTM Comparatror P match

1: CTM Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTCCLR bit is not used in the PWM Output Mode.

CTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTM Counter Low Byte Register bit 7 ~ bit 0 CTM 10-bit Counter bit 7 ~ bit 0



CTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	—	—	—	D9	D8
R/W	—	—		—	—	—	R	R
POR	—	_		—	_	—	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: CTM Counter High Byte Register bit 1 ~ bit 0 CTM 10-bit Counter bit 9 ~ bit 8

CTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTM CCRA Low Byte Register bit 7 ~ bit 0 CTM 10-bit CCRA bit 7 ~ bit 0

CTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	—	—	_	—	_	D9	D8
R/W	—	—	—	—	—	_	R/W	R/W
POR	—	—	—		_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: CTM CCRA High Byte Register bit 1 ~ bit 0 CTM 10-bit CCRA bit 9 ~ bit 8

Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTM1 and CTM0 bits in the CTMC1 register.

Compare Match Output Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMAF and CTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.


If the CTCCLR bit in the CTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTCCLR is high no CTMPF interrupt request flag will be generated.

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the CTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTM output pin, will change state. The CTM output pin condition however only changes state when a CTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMPF interrupt request



flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output pin. The way in which the CTM output pin changes state are determined by the condition of the CTIO1 and CTIO0 bits in the CTMC1 register. The CTM output pin can be selected using the CTIO1 and CTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output pin, which is setup after the CTON bit changes from low to high, is setup using the CTOC bit. Note that if the CTIO1 and CTIO0 bits are zero then no pin change will take place.




Compare Match Output Mode – CTCCLR=0

Note: 1. With CTCCLR=0, a Comparator P match will clear the counter

2. The CTM output pin controlled only by the CTMAF flag

3. The output pin reset to initial state by a CTON bit rising edge





Compare Match Output Mode – CTCCLR=1



- 2. The CTM output pin controlled only by the CTMAF flag
- 3. The output pin reset to initial state by a CTON rising edge
- 4. The CTMPF flags is not generated when CTCCLR=1



Timer/Counter Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

PWM Output Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 10 respectively. The PWM function within the CTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTDPX bit in the CTMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTOC bit In the CTMC1 register is used to select the required polarity of the PWM waveform while the two CTIO1 and CTIO0 bits are used to enable the PWM output or to force the CTM output pin to a fixed high or low level. The CTPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit CTM, PWM output Mode, Edge-aligned Mode, CTDPX=0

CCRP	1~7	0	
Period	CCRP×128	1024	
Duty	CCRA		

If f_{SYS}=4MHz, CTM clock source is f_{SYS}/4, CCRP=2 and CCRA=128,

The CTM PWM output frequency= $(f_{SYS}/4)/(2 \times 128) = f_{SYS}/1024 = 3.90625$ kHz, Duty= $128/(2 \times 128) = 50\%$.


If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

• 10-bit CTM, PWM output Mode, Edge-aligned Mode, CTDPX=1

CCRP	1~7	0	
Period	CCRA		
Duty	CCRP×128	1024	

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value.






Note: 1. Here CTDPX=0 - Counter cleared by CCRP

2. A counter clear sets PWM Period

- 3. The internal PWM function continues running even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation






Note: 1. Here CTDPX=1 - Counter cleared by CCRA

2. A counter clear sets PWM Period

- 3. The internal PWM function continues even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation

9-bit Timer with Carrier Output

The timer is an internal unit for creating a remote control transmission pattern. It consists of a 9-bit count-down counter for timing and two pair of registers which are the CARL1&CARL0, CARH1&CARH0, for the carrier signal low level and high level period control. The REM pin is provided for the carrier output.



9-bit Timer with Carrier Output Block Diagram

Timer and Carrier Output Conctrol Registers

The timer operation and the carrier output generator functions are controlled by a serial registers. The T8~T0 bits are used to set the 9-bit count-down counter value, T9 bit is used to enable the timer operation. The TOEF bit is the timer operation end flag. The CARL1&CARL0 register pair is for the carrier output low level period control while the CARH1&CARH0 register pair is for the carrier output high level period control. The CH9 bit in the CARH1 register is used to start the carrier output.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
TSR0	T7	T6	T5	T4	Т3	T2	T1	Т0				
TSR1	TOEF	_	_	_	_	_	Т9	T8				
CARL0	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0				
CARL1	_	—	—	—	—	—	CL9	CL8				
CARH0	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0				
CARH1			_			_	CH9	CH8				

Timer and Carrier Output Control Register List

TSR0 Register

Bit	7	6	5	4	3	2	1	0
Name	T7	Т6	T5	T4	Т3	T2	T1	Т0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **T7~T0**: 9-bit Timer count-down counter bit $7 \sim bit 0$

Writing to TSR0 will only put the written data to the TSR0 register (T7~T0) and writing to the TSR1 (T8) bit will transfer the specified data and contents of TSR0 to the count-down counter. The TOEF bit will be cleared to zero after the data transferred from TSR1 and TSR0 to the count-down counter is completed.



TSR1 Register

Bit	7	6	5	4	3	2	1	0
Name	TOEF	—	—	—	—	_	Т9	T8
R/W	R	—	—	—	—	_	R/W	R/W
POR	1	—	—	—	_	—	0	0

Bit 7 **TOEF**: Timer operation end flag

0: Timer operation is in progress 1: Timer operation is ended

Bit 6~2 Unimplemented, read as "0"

Bit 1 **T9**: Timer enable control 0: Disable

1: Enable

When the T9 bit is set high, the timer will start counting. The timer will stop when its counter is equal to "0" and then TOEF is set equal to "1". If the T9 bit is cleared to zero during the timer counting, the timer will also be stopped. Once the T9 bit is set from $1\rightarrow 0\rightarrow 1$, the count-down counter will reload data from T8~T0 bits, and then the count-down counter begins counting down with the new load data.

Bit 0 T8: Timer count-down counter bit 8

Writing to TSR0 will only put the written data to the TSR0 register ($T7 \sim T0$) and writing to the TSR1 (T8) bit will transfer the specified data and contents of TSR0 to the count-down counter. The TOEF bit will be cleared to zero after the data transferred from TSR1 and TSR0 to the count-down counter is completed.

CARL0 Register

Bit	7	6	5	4	3	2	1	0
Name	CL7	CL6	CL5	CL4	CL3	CL2	CL1	CL0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **CL7~CL0**: Carrier low period control bit $7 \sim bit 0$

CARL1 Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	_	CL9	CL8
R/W	—	—	—	—	—	_	R	R/W
POR	_	_	—	—	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 **CL9**: Fixed to "0"

Bit 0 CL8: Carrier low period control bit 8

CARH0 Register

Bit	7	6	5	4	3	2	1	0
Name	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **CH7~CH0**: Carrier high period control bit $7 \sim bit 0$



CARH1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_		_	—	CH9 (CARY)	CH8
R/W	—	—	_	_	_	—	R/W	R/W
POR	—	—	—	—	—	—	1	0

Bit 7~2 Unimplemented, read as "0"

Bit 1 CH9: Carrier output control 0: With Carrier 1: Enable

Bit 0 CH8: Carrier high period control bit 8

Timer Operation

The timer starts counting down when a value other than "0" is set for the count-down counter with the timer enable bit T9 set high. Note that if the content of the count-down counter is 000H, set the T9 bit high to start the timer counting, the timer will only count 1 step. The timer output time is $64/f_{\rm H}$ which is calculated by the formulae:

 $(0+1) \times 64/f_{\rm H} = 64/f_{\rm H}$

The count-down counter is decreased by one in one cycle of $64/f_{\rm H}$. If the value of the count-down counter becomes "0", the zero detector generates the timer operation end signal to stop the timer operation. At this time, the TOEF bit will be set to "1". The output of the timer operation end signal is continued while the count-down counter is "0" and the timer is stopped.

The following relational expression applies between the timer's output time and the count-down counter's set value of T8~T0 bits value.


Fimer output time =
$$(T[8:0]+1) \times 64/f_H$$

An example is shown below for f_H =4MHz MOV A, 0FFH ; Set T[8:0]=511 MOV TSR0, A MOV A, 01H MOV TSR1, A

SET TSR1.1 ; The timer is started by set T9=1

In the case above, the timer output time is as follows.


```
(T[8:0]+1) \times 64/f_H = (511+1) \times 16\mu s = 8.192ms
```



Timer Output – f_H=4MHz, T[8:0]=511


Setting the T9 bit high channels the timer to the REM pin. The REM pin will be a combination of the timer and carrier signals.





Carrier Output

The carrier generator consists of a 9-bit counter which is TSR1&TSR0 and two modulo registers which are the CARH1&CARH0 and CARL1&CARL0 the for setting the high-level and low-level periods respectively.



Remote Controller Carrier Generator Configuration

Note: 1. The CL9 bit in the CARL1 register is fixed to "0".

2. The T9 bit is in the TSR1 register which is used to enable the timer output.



Carrier Periods

The carrier duty ratio and carrier frequency can be determined by setting the high-level and low-level widths using the respective modulo registers. Each of these widths can be set in a range of 500ns to $64\mu s$ at $f_{H}=4MHz$.

The following program gives an example to show how to set the high period and low period of the carrier output. Ensure input values in the range of 001H to 1FFH to CARL and CARH.

Programming Example

MOV	A,xxH	;	xxH = 00H~FFH
MOV	CARLO,A		
MOV	A, XXH	;	xxH 01H, CL8 (CARL1.0)
MOV	CARL1,A		
MOV	A, XXH	;	xxH = OOH~FFH
MOV	CARHO,A		
MOV	A, XXH	;	xxH 02H, CH8 (CARH1.0)
MOV	CARH1,A		
CLR	CARH1.1	;	The carrier is started by clearing CARY(CARH1.1)="0"

The values of CARH and CARL can be calculated from the following expressions.

```
CARL (CARL1.0, CARL0.7~CARL0.0) = (f_H \times (1-D) \times T) - 1 ...... (1)
```

```
CARH (CARH1.0, CARH0.7~CARH0.0) = (f_H \times D \times T) - 1 ......(2)
```

 $(1)+(2) \Rightarrow CARL+CARH=(f_H \times T)-2 \Rightarrow Actual Carrier Frequency = f_H/(CARL+CARH+2)$

Where D: Carrier duty ratio (0<D<1)

f_H: Input clock (4MHz)

T: Carrier cycle (µs)

If $f_H = 4MHz$, Target $f_C = 38kHz$, $T = 1/f_C = 26.3157 \mu s = t_L + t_H$, duty = 1/3

 $CARL = (4.00MHz \times (1-1/3) \times 26.3157 \mu s) - 1 = 69.1752$

Select 69, xxH = 45H, actual $t_L = (69+1)/4.00MHz = 17.5\mu s$

CARH = $(4.00 \text{MHz} \times 1/3 \times 26.3157 \mu \text{s}) - 1 = 34.087$

Select 34, xxH = 22H, actual $t_H = (34+1) / 4.00MHz = 8.75 \mu s$

For actual carrier frequency = $f_H / (CARL+CARH+2)$

So, actual $f_C = f_H / (CARL+CARH+2) = 4000 \text{kHz} / (69+34+2) = 38.09 \text{kHz}$

In the case above, the programming example is as follows.


MOV A,045H

MOV CARLO,A

```
MOV A,022H
```

MOV CARHO,A CLR CARH1.1

; The carrier is started by clearing CARY(CARH1.1)="0"




Carrier High and Low Periods

Tar	get	Set	ting	Actual				
fc(kHz)	Duty	CARH (CH[8:0] bits)	CARL (CL[8:0] bits)	t⊦(µs)	t∟(µs)	T(µs)	fc(kHz)	
36	1/3	24H	49H	9.25	18.50	27.75	36.04	
38	1/3	22H	45H	8.75	17.50	26.25	38.10	
56	1/3	17H	2EH	6.00	11.75	17.75	56.34	
56	1/2	23H	22H	9.00	8.75	17.75	56.34	

Carrier Frequency Setting (f_H=4MHz)

Carrier Output Generator

The remote controller carrier can be output from the REM pin by clearing the CH9 (CARY) bit in the CARH1 register to zero for setting the high-level period (CARH). When performing a carrier output, be sure to set the timer operation enabled after setting the CARH (CH[8:0] bits) and CARL (CL[8:0] bits) values. Note that a malfunction may occur if the values of CARH and CARL are changed while the carrier is being output on the REM pin. Enabling the timer starts the carrier output from the low level.



Note: When the carrier signal is active and during the time when the signal is high, if the timer output should go low, the carrier signal will first complete its high level period before going low.

Carrier Output Pin

There is a remote controller carrier output pin named REM. After a reset, the REM carrier output pin will have a low level.

The output from the REM pin is in accordance with the value of CH9 (CARY) bit in the CARH1 register and the timer output enable bit T9 in the TSR1 register, and the value of the timer 9-bit count-down counter T[8:0].

CH9 (CARY) Bit	T9 Bit	T[8:0] Bits	REM Function
0	0	0	
0	0	Other than 0	Low-level output
0	1	0	64/fH (with carrier output)
0	1	Other than 0	Carrier output ^(Note)
1	0		Low-level output
1	1		High-level output

REM Pin Output Control

- Note: 1. The values of the CARH (CH[8:0]) and CARL (CL[8:0]) bits must be set while the REM pin is at a low level (T9=0 or T[8:0]=0).
 - 2. This table is shown the REM status when TOEF=0. The REM is fixed at low level when TOEF=1.



Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview

This device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals, or the internal analog signal, the A/D power divided by 4, AV_{DD}/4, and convert these signals directly into a 10-bit digital value. When the external analog signal is to be converted, the corresponding pin-shared control bit should first be properly configured and then the desired external channel input should be selected using the SACS3~SACS0 and SAINS2~SAINS0bits. More detailed information about the A/D input signal selection is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

External Input Channels	Internal Signal	A/D Channel Select Bits		
4: AN0~AN3	AV _{DD} /4	SAINS2~SAINS0 SACS3~SACS0		

The accompanying block diagram shows the overall internal structure of the A/D converter together with its associated registers.



A/D Converter Register Description

Overall operation of the A/D converter is controlled using several registers. A read only register pair exists to store the A/D converter data 10-bit single value. The remaining two registers are control registers which configure the operating and control function of the A/D converter. An additional register VBGC is used to control the Bandgap reference voltage on/off.



Register				В	it			
Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D1	D0	—		_	—		
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D9	D8	D7	D6	D5	D4	D3	D2
SADOH (ADRFS=1)	_	_	_		_	_	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
VBGC	—		_	—	VBGEN	_		—

A/D Converter Register List

A/D Converter Data Registers – SADOL, SADOH

As the internal A/D converter provides a 10-bit digital conversion value, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 10 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register, as shown in the accompanying table. D0~D9 are the conversion result data bits. Any unused bits will be read as zero. Note that A/D data registers contents will be unchanged if the A/D converter is disabled.

		SADOH								SADOL						
ADRFS	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0
1	0	0	0	0	0	0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

A/D Converter Control Registers – SADC0, SADC1

To control the function and operation of the A/D converter, two control registers known as SADC0 and SADC1 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As each device contains only one actual analog to digital converter hardware circuit, each of the external analog signal inputs must be routed to the converter. The SAINS2~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

SADC0 Register



Bit	7	6	5	4	3	2	1	0	
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0	
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	
POR	0	0	0	0	0	0	0	0	
Bit 7	$0 \rightarrow 1 -$ This bit i		nitiate an A	D conversi		. The bit is r vill initiate a			
Bit 6	0: No A 1: A/D This read not. Whe will be s	en the STAI	sion is in programs is in programs is used to RT bit is set addicate that	rogress ess indicate w from low t the A/D co	to high and nversion is	A/D conver then to low initiated. T	again, the	ADBZ fla	
Bit 5	ADCEN 0: Disa 1: Enal This bit o converte reducing	A/D conv ble ble controls the r. If the bit the device ents of the	A/D intern t is cleared power con	on enable c al function to zero, tl sumption. V	This bit sh nen the A/I When the A	ould be set D converter /D converte as SADOH	r will be sw er function	witched o is disable	
Bit 4	0: A/D 1: A/D This bit	converter o	lata format lata format e format o	\rightarrow SADOI \rightarrow SADOI f the 10-bi	H=D[9:2]; S H=D[9:8]; S t converted	SADOL=D SADOL=D I A/D value r section.	[7:0]	o A/D da	
Bit 3~0	 SACS3~SACS0: A/D converter external analog channel input selection 0000: AN0 0001: AN1 0010: AN2 0011: AN3 0100~1111: undefined, input floating These bits are used to select which external analog input channel is to be converted When the external analog input channel is selected, the SAINS2~SAINS0 bits must be set to "000" or "101~111". Details are summarized in the "A/D Converter Input Signa Selection" table. 								

SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~5 SAINS2~SAINS0: A/D converter input signal selection

000: External input – External analog channel input

001~011: Unused, connected to ground

100: Internal input – Internal A/D power supply voltage divided by 4, $AV_{\text{DD}}/4$

101~111: External input - External analog channel input

Care must be taken if the SAINS2~SAINS0 bits are set to "100" to select the internal analog signal to be coverted. When the internal analog signal is selected to be converted, the external input pin must never be selected as the A/D input signal by

properly setting the SACS3~SACS0 bits with a value from 0100 to 1111. Otherwise, the external channel input will be connected together with the internal analog signal. This will result in unpredictable situations such as an irreversible damage.

- Bit 4~3 SAVRS1~SAVRS0: A/D converter reference voltage selection 00: External VREF pin 01: Internal A/D converter reference AV
 - 01: Internal A/D converter power supply, AV_{DD}
 - 10: Internal OPA output, V_{VR}
 - 11: External VREF pin

These bits are used to select the A/D converter reference voltage. Care must be taken if the SAVRS1~SAVRS0 bits are set to "01" or "10" to select the A/D converter power supply or OPA output as the reference voltage source. In this condition, the VREF pin can not be configured as the reference voltage input by properly configuring the corresponding pin-shared function control bit. Otherwise, the external input voltage on the VREF pin will be connected together with the internal reference voltage.

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source selection

000: fsys 001: fsys/2 010: fsys/4 011: fsys/8 100: fsys/16 101: fsys/32 110: fsys/64 111: fsys/128

These three bits are used to select the clock source for the A/D converter.

VBGC Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	VBGEN	—	_	—
R/W	—	—	—	—	R/W	—	—	—
POR	_		_	_	0	_	_	_

Bit 7~4 Unimplemented, read as "0"

Bit 3 VBGEN: V_{BG} Bandgap reference control

- 0: Disable
- 1: Enable

Note that the Bandgap circuit is enabled when the LVR function is enabled or when the VBGEN bit is set high.

Bit 2~0 Unimplemented, read as "0"

A/D Converter Reference Voltage

The reference voltage supply to the A/D converter can be supplied from the internal A/D power supply voltage, AV_{DD} , or internal operational amplifer output voltage, V_{VR} , or from an external reference source supplied on pin VREF. The desired selection is made using the SAVRS1~SAVRS0 bits. When the SAVRS bit field is set to "01", the A/D converter reference voltage will come from the power supply voltage. When the SAVRS bit field is set to "10", the A/D converter reference voltage will come from the internal operational amplifer output voltage, V_{VR} . Otherwise, if the SAVRS1~SAVRS0 bits are set to other value except "01" and "10", the A/D converter reference voltage will come from the VREF pin. As the VREF pin is pin-shared with other functions, when the VREF pin is selected as the reference voltage supply pin, the VREF pin-shared function control bit should be properly configured to disable other pin functions. However, if the A/D power supply or the operational amplifier output voltage is selected as the reference voltage input function to avoid the internal connection between the VREF pin and the internal reference signal. The analog input values must not be allowed to exceed the selected reference voltage.



SAVRS[1:0]	Reference	Description
00/11	VREF pin	External A/D converter reference pin VREF
01	AV _{DD}	Internal A/D converter power supply voltage
10	V _{VR}	Internal operational amplifier output voltage

A/D Converter Reference Voltage Selection

A/D Converter Input Signals

All the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding control bits for each A/D external input pin in the PxSn register determine whether the input pins are set as A/D converter analog inputs or whether they have other functions. If the pin is set to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull high resistors, which are set through register programming, will be automatically disconnected if the pins are set as A/D inputs. Note that it is not necessary to first set the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

If the SAINS2~SAINS0 bits are set to "000" or "101~111", the external analog channel input is selected to be converted and the SACS3~SACS0 bits can determine which actual external channel is selected to be converted. If the SAINS2~SAINS0 bits are set to "100", the $AV_{DD}/4$ voltage is selected to be converted. Note that if the internal analog signal is selected to be converted, the external input channel determined by the SACS3~SACS0 bits must be switched to a non-existed A/D input channel by properly setting the SACS3~SACS0 bits with a value from "0100" to "1111".

SAINS[2:0]	SACS[3:0]	Input Signals	Description
000, 101~111	0000~0011	AN0~AN3	External channel analog input
000, 101~111	0100~1111	_	Floating, no external channel is selected
001~011	0100~1111		Unused, connected to ground
100	0100~1111	AV _{DD} /4	Internal A/D converter power supply voltage/4, $AV_{DD}/4$

A/D Converter Input Signal Selection

A/D Converter Operation

The START bit in the SADC0 register is used to start the A/D conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the associated interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and by bits SACKS2~SACKS0, there are some limitations on the A/D clock



source speed that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK} , is from 0.5µs to 10.0µs, care must be taken for system clock frequencies. For example, if the system clock operates at a frequency of 4MHz, the SACKS2~SACKS0 bits should not be set to 000, 110 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period or larger than the maximum A/D clock period, which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where special care must be taken.

				A/D Clock P	Period (t _{ADCK})			
fsys	SACKS[2:0] = 000 (fsys)	SACKS[2:0] = 001 (fsys/2)	SACKS[2:0] = 010 (f _{sys} /4)	SACKS[2:0] = 011 (fsys/8)	SACKS[2:0] = 100 (f _{SYS} /16)	SACKS[2:0] = 101 (f _{SYS} /32)	SACKS[2:0] = 110 (f _{SYS} /64)	SACKS[2:0] = 111 (f _{SYS} /128)
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *

A/D Clock Period Examples


Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t_{ADS} takes 4 A/D clock cycles and the data conversion takes 10 A/D clock cycles. Therefore a total of 14 A/D clock cycles for an external input A/D conversion which is defined as t_{ADC} are necessary.

Maximum single A/D conversion rate=A/D clock period÷14

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 14 t_{ADCK} clock cycles where t_{ADCK} is equal to the A/D clock period.





Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.

• Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to "1".

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS2~SAINS0 bits in the SADC1 register.

Select the external channel input to be converted, go to Step 4.

Select the internal analog signal to be converted, go to Step 5.

• Step 4

If the A/D input signal comes from the external channel input selected by configuring the SAINS2~SAINS0 bits, the corresponding pin should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS3~SACS0 bits. After this step, go to Step 6.

• Step 5

Before the A/D input signal is selected to come from the internal analog signal by configuring the SAINS2~SAINS0 bits, the corresponding external input pin must be switched to a non-existed channel input by setting the SACS3~SACS0 bits with a value from 0100 to 1111. The desired internal analog signal then can be selected by configuring the SAINS2~SAINS0 bits. After this step, go to Step 6.

• Step 6

Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register. If the A/D power supply voltage or the operational amplifier output voltage is selected, the external reference input pin function must be disabled by properly configuring the corresponding pin-shared control bits.

• Step 7

Select A/D converter output data format by setting the ADRFS bit in the SADC0 register.

• Step 8

If the A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

• Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.



Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to 0 in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Conversion Function

As the device contains a 10-bit A/D converter, its full-scale converted digitised value is equal to 3FFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of V_{REF} divided by 1024.


$1 \text{ LSB}=V_{\text{REF}} \div 1024$

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage=A/D output digital value× V_{REF} ÷1024

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level.

Note that here the V_{REF} voltage is the actual A/D converter reference voltage determined by the SAVRS1~SAVRS0 bits.



A/D Conversion Programming Examples

The following two programming examples illustrate how to configure and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example 1: using an ADBZ polling method to detect the end of conversion

clr	ADE	;	disable A/D converter interrupt
mov	a,03h	;	select $f_{sys}/8$ as A/D clock and
mov	SADC1,a	;	select external channel input and external reference input



```
mov a,88h
                      ; set PASO to configure pin ANO and pin VREF
mov PASO,a
mov a,20h
mov SADCO,a
                     ; enable A/D and connect ANO channel to A/D converter
:
start conversion:
                     ; high pulse on start bit to initiate conversion
clr START
set START
                     ; reset A/D
clr START
                      ; start A/D
polling EOC:
sz ADBZ
                      ; poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp polling_EOC ; continue polling
mov a,SADOL ; read low byte conversion result value
mov SADOL buffer,a ; save result to user defined register
mov a,SADOH ; read high byte conversion result value
mov SADOH_buffer,a ; save result to user defined register
:
jmp start conversion ; start next A/D conversion
Example 2: using the interrupt method to detect the end of conversion
                      ; disable A/D converter interrupt
clr ADE
                     ; select \rm f_{\rm sys}/8 as A/D clock and
mov a,03h
mov SADC1,a
                     ; select external channel input and external reference input
mov a,88h
                     ; set PASO to configure pin ANO and pin VREF
mov PASO,a
mov a,20h
mov SADCO,a
                     ; enable A/D and connect ANO channel to A/D converter
:
:
Start conversion:
clr START
                     ; high pulse on START bit to initiate conversion
set START
                     ; reset A/D
clr START
                     ; start A/D
clr ADF
                     ; clear A/D converter interrupt request flag
set ADE
                     ; enable A/D converter interrupt
set EMT
                     ; enable global interrupt
:
ADC_ISR: ; A/D converter interrupt service routine
mov acc_stack,a ; save ACC to user define?
mov a,STATUS
mov status stack,a ; save STATUS to user defined memory
:
:
                     ; read low byte conversion result value
mov a, SADOL
mov SADOL_buffer,a ; save result to user defined register
mov a, SADOH ; read high byte conversion result value
mov SADOH buffer, a ; save result to user defined register
:
:
EXIT INT ISR:
mov a, status stack
mov STATUS,a ; restore STATUS from user defined memory
mov a,acc_stack ; restore ACC from user defined memory
reti
```




UART Interface

The device contains an integrated full-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function possesses its own internal interrupt which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex, asynchronous communication
- 8 or 9 bits character length
- Even, odd or no parity options
- One or two stop bits
- Baud rate generator with 8-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- · Separately enabled transmitter and receiver
- 2-byte Deep FIFO Receive Data Buffer
- · RX pin wake-up function
- Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
 - Transmitter Empty
 - Transmitter Idle
 - Receiver Full
 - Receiver Overrun
 - Address Mode Detect





UART External Pins

To communicate with an external serial interface, the internal UART has two external pin types known as TX and RX. The TX and RX pins are the UART transmitter and receiver pins respectively. The TX and RX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UARTEN bit, the TXEN and RXEN bits, if set, will setup these pins to their respective TX output and RX input conditions and disable any pull-high resistor option which may exist on the TX and RX pins. When the TX or RX



pin function is disabled by clearing the UARTEN, TXEN or RXEN bit, the TX or RX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX pin or not is determined by the corresponding I/O pull-high function control bit.

UART Data Transfer Scheme

The above block diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the TXR_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the TXR_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal TXR_RXR register, where it is buffered and can be manipulated by the application program. Only the TXR_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the TXR_RXR register is used for both data transmission and data reception.

UART Status and Control Registers

There are five control registers associated with the UART function. The USR, UCR1 and UCR2 registers control the overall function of the UART, while the BRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the TXR_RXR data register.

Register		Bit											
Name	7	6	5	4	3	2	1	0					
USR	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF					
UCR1	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8					
UCR2	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE					
TXR_RXR	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0					
BRG	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0					

UART Registers List

• TXR_RXR Register

The TXR_RXR register is the data register which is used to store the data to be transmitted on the TX pin or being received from the RX pin.

Bit	7	6	5	4	3	2	1	0
Name	TXRX7	TXRX6	TXRX5	TXRX4	TXRX3	TXRX2	TXRX1	TXRX0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	х	х	х	х	х	х	х	х

"x": Unknown

Bit 7~0 TXRX7~TXRX0: UART Transmit/Receive Data bit 7 ~ bit 0



USR Register

The USR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the USR register are read only. Further explanation on each of the flags is given below:

Bit	7	6	5	4	3	2	1	0
Name	PERR	NF	FERR	OERR	RIDLE	RXIF	TIDLE	TXIF
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	1	0	1	1

Bit 7

PERR: Parity error flag

0: No parity error is detected

1: Parity error is detected

The PERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared to zero by a software sequence which involves a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 6 NF: Noise flag

0: No noise is detected

1: Noise is detected

The NF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The NF flag is set during the same cycle as the RXIF flag but will not be set in the case of as overrun. The NF flag can be cleared to zero by a software sequence which will involve a read to the status register USR followed by an access to the TXR RXR data register.

Bit 5 **FERR**: Framing error flag

0: No framing error is detected

1: Framing error is detected

The FERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared to zero by a software sequence which will involve a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 4 **OERR**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The OERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the TXR_RXR receive data register. The flag is cleared to zero by a software sequence, which is a read to the status register USR followed by an access to the TXR_RXR data register.

Bit 3 **RIDLE**: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The RIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the RIDLE bit is "1" indicating that the UART receiver is idle and the RX pin stays in logic high condition.



Bit 2 **RXIF**: Receive TXR_RXR data register status

0: TXR_RXR data register is empty

1: TXR_RXR data register has available data

The RXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the TXR_RXR read data register is empty. When the flag is "1", it indicates that the TXR_RXR read data register contains new data. When the contents of the shift register are transferred to the TXR_RXR register, an interrupt is generated if RIE=1 in the UCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags NF, FERR, and/or PERR are set within the same clock cycle. The RXIF flag will eventually be cleared to zero when the USR register is read with RXIF set, followed by a read from the TXR_RXR register, and if the TXR_RXR register has no more new data available.

Bit 1 TIDLE: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The TIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the TXIF flag is "1" and when there is no transmit data or break character being transmitted. When TIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The TIDLE flag is cleared to zero by reading the USR register with TIDLE set and then writing to the TXR_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

TXIF: Transmit TXR_RXR data register status

- 0: Character is not transferred to the transmit shift register
- 1: Character has transferred to the transmit shift register (TXR_RXR data register is empty)

The TXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the TXR_RXR data register. The TXIF flag is cleared to zero by reading the UART status register (USR) with TXIF set and then writing to the TXR_RXR data register. Note that when the TXEN bit is set, the TXIF flag bit will also be set since the transmit data register is not yet full.

UCR1 Register

Bit 0

The UCR1 register together with the UCR2 register are the two UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length etc. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	UARTEN	BNO	PREN	PRT	STOPS	TXBRK	RX8	TX8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	W
POR	0	0	0	0	0	0	х	0

"x": Unknown

Bit 7

UARTEN: UART function enable control

0: Disable UART. TX and RX pins are in a floating state

1: Enable UART. TX and RX pins function as UART pins

The UARTEN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX pin as well as the TX pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled and the TX and RX pins will function as defined by the TXEN and RXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF bits will be cleared to zero, while the

TIDLE, TXIF and RIDLE bits will be set. Other control bits in UCR1, UCR2 and BRG registers will remain unaffected. If the UART is active and the UARTEN bit is cleared to zero, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is re-enabled, it will restart in the same configuration.

Bit 6 BNO: Number of data transfer bits selection 0: 8-bit data transfer 1: 9-bit data transfer This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits RX8 and TX8 will be used to store the 9th bit of the received and transmitted data respectively. Bit 5 PREN: Parity function enable control 0: Parity function is disabled 1: Parity function is enabled This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled. Bit 4 PRT: Parity type selection bit 0: Even parity for parity generator 1: Odd parity for parity generator This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected. Bit 3 STOPS: Number of Stop bits selection 0: One stop bit format is used 1: Two stop bits format is used This bit determines if one or two stop bits are to be used. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used. Bit 2 TXBRK: Transmit break character 0: No break character is transmitted 1: Break characters transmit The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are

The TXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the TXBRK bit is reset.

Bit 1 RX8: Receive data bit 8 for 9-bit data transfer format (read only) This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as RX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format. Bit 0 TX8: Transmit data bit 8 for 9-bit data transfer format (write only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as TX8. The BNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

UCR2 Register

The UCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various UART interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

Bit	7	6	5	4	3	2	1	0
Name	TXEN	RXEN	BRGH	ADDEN	WAKE	RIE	TIIE	TEIE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7

TXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named TXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be set in a floating state.

If the TXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the TXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be set in a floating state.

Bit 6

Bit 4

RXEN: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named RXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX pin will be set in a floating state. If the RXEN bit is equal to "1" and the UARTEN bit is also equal to "1", the receiver will be enabled and the RX pin will be controlled by the UART. Clearing the RXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX pin will be set in a floating state.

Bit 5 BRGH: Baud Rate speed selection

0: Low speed baud rate

1: High speed baud rate

The bit named BRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register BRG, controls the Baud Rate of the UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

ADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named ADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to RX7 if BNO=0 or the 9th bit, which corresponds to RX8 if BNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of BNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

Bit 3	WAKE: RX pin wake-up UART function enable control 0: RX pin wake-up UART function is disabled 1: RX pin wake-up UART function is enabled
	This bit is used to control the wake-up UART function when a falling edge on the RX pin occurs. Note that this bit is only available when the UART clock (f_H) is switched off. There will be no RX pin wake-up UART function if the UART clock (f_H) exists. If the WAKE bit is set to 1 as the UART clock (f_H) is switched off, a UART wake-up request will be initiated when a falling edge on the RX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock (f_H) via the application program. Otherwise, the UART function can not resume even if there is a falling edge on the RX pin when the WAKE bit is cleared to 0.
Bit 2	RIE : Receiver interrupt enable control 0: Receiver related interrupt is disabled 1: Receiver related interrupt is enabled
	This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag OERR or receive data available flag RXIF is set, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the OERR or RXIF flags.
Bit 1	THE : Transmitter Idle interrupt enable control 0: Transmitter idle interrupt is disabled 1: Transmitter idle interrupt is enabled
	This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag TIDLE is set, due to a transmitter idle condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TIDLE flag.
Bit 0	TEIE : Transmitter Empty interrupt enable control 0: Transmitter empty interrupt is disabled 1: Transmitter empty interrupt is enabled
	This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag TXIF is set, due to a transmitter empty condition

and when the transmitter empty flag TXIF is set, due to a transmitter empty condition, the UART interrupt request flag will be set. If this bit is equal to "0", the UART interrupt request flag will not be influenced by the condition of the TXIF flag.

BRG Register

Bit	7	6	5	4	3	2	1	0
Name	BRG7	BRG6	BRG5	BRG4	BRG3	BRG2	BRG1	BRG0
R/W								
POR	х	х	х	х	х	х	х	х

"x": Unknown

Bit 7~0 BRG7~BRG0: Baud Rate values

By programming the BRGH bit in UCR2 Register which allows selection of the related formula described above and programming the required value in the BRG register, the required baud rate can be setup.

Note: Baud rate= $f_H/[64\times(N+1)]$ if BRGH=0.

Baud rate= $f_H/[16\times(N+1)]$ if BRGH=1.



Baud Rate Generator

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register BRG and the second is the value of the BRGH bit with the control register UCR2. The BRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the BRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the BRG register and has a range of between 0 and 255.

UCR2 BRGH Bit	0	1		
Baud Rate (BR)	f _H /[64 (N+1)]	f⊬/[16 (N+1)]		

By programming the BRGH bit which allows selection of the related formula and programming the required value in the BRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the BRG register, there will be an error associated between the actual and requested value. The following example shows how the BRG register value N and the error value can be calculated.

Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with BRGH cleared to zero determine the BRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired baud rate $BR=f_{H}/[64 (N+1)]$

Re-arranging this equation gives $N=[f_H/(BR\times 64)]$ - 1

Giving a value for N=[4000000/(4800×64)] - 1=12.0208

To obtain the closest value, a decimal value of 12 should be placed into the BRG register. This gives an actual or calculated baud rate value of BR= $4000000/[64 \times (12+1)]=4808$

Therefore the error is equal to (4808 - 4800)/4800=0.16%

UART Setup and Control

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding BNO, PRT, PREN, and STOPS bits in the UCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

Enabling/Disabling the UART Interface

The basic on/off function of the internal UART function is controlled using the UARTEN bit in the UCR1 register. If the UARTEN, TXEN and RXEN bits are set, then these two UART pins will act as normal TX output pin and RX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UARTEN bit will disable the TX and RX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same



time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits TXEN, RXEN, TXBRK, RXIF, OERR, FERR, PERR and NF being cleared to zero while bits TIDLE, TXIF and RIDLE will be set. The remaining control bits in the UCR1, UCR2 and BRG registers will remain unaffected. If the UARTEN bit in the UCR1 register is cleared to zero while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.


Data, Parity and Stop Bit Selection

The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UCR1 register. The BNO bit controls the number of data bits which can be set to either 8 or 9, the PRT bit controls the choice of odd or even parity, the PREN bit controls the parity on/off function and the STOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

Start Bit	Data Bits	Address Bit	Parity Bit	Stop Bit						
Example of 8-bit Data Formats										
1	8	0	0	1						
1	7	0	1	1						
1	7	1	0	1						
Example of 9	-bit Data Form	nats								
1	9	0	0	1						
1	8	0	1	1						
1	8	1	0	1						

Transmitter Receiver Data Format

The following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



UART Transmitter

Data word lengths of either 8 or 9 bits can be selected by programming the BNO bit in the UCR1 register. When BNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the TX8 bit in the UCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the TXR_RXR register. The data to be transmitted is loaded into this TXR_RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the TXR_RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not



directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the TXEN bit is set, but the data will not be transmitted until the TXR_RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the TXR_RXR register, after which the TXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the TXR_RXR register will result in an immediate transfer to the TSR. If during a transmission the TXEN bit is cleared to zero, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

Transmitting Data

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the TXR_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the TX8 bit in the UCR1 register.

The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of the BNO, PRT, PREN and STOPS bits to define the required word length, parity type and number of stop bits.
- · Setup the BRG register to select the desired baud rate.
- Set the TXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the USR register and write the data that is to be transmitted into the TXR_RXR register. Note that this step will clear the TXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when TXIF=0, data will be inhibited from being written to the TXR_RXR register. Clearing the TXIF flag is always achieved using the following software sequence:

1. A USR register access

2. A TXR_RXR register write execution

The read-only TXIF flag is set by the UART hardware and if set indicates that the TXR_RXR register is empty and that other data can now be written into the TXR_RXR register without overwriting the previous data. If the TEIE bit is set then the TXIF flag will generate an interrupt.

During a data transmission, a write instruction to the TXR_RXR register will place the data into the TXR_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the TXR_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the TXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the TIDLE bit will be set. To clear the TIDLE bit the following software sequence is used:

- 1. A USR register access
- 2. A TXR_RXR register write execution

Note that both the TXIF and TIDLE bits are cleared to zero by the same software sequence.



Transmit Break

If the TXBRK bit is set then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the TXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the TXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the TXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

UART Receiver

The UART is capable of receiving word lengths of either 8 or 9 bits. If the BNO bit is set, the word length will be set to 9 bits with the MSB being stored in the RX8 bit of the UCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Receiving Data

When the UART receiver is receiving data, the data is serially shifted in on the external RX input pin, LSB first. In the read mode, the TXR_RXR register forms a buffer between the internal bus and the receiver shift register. The TXR_RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from TXR_RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error OERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of BNO, PRT and PREN bits to define the word length, parity type.
- Setup the BRG register to select the desired baud rate.
- Set the RXEN bit to ensure that the RX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The RXIF bit in the USR register will be set when the TXR_RXR register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the TXR_RXR register, then if the RIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The RXIF bit can be cleared to zero using the following software sequence:

- 1. A USR register access
- 2. A TXR_RXR register read execution



Receive Break

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the BNO bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by BNO plus one stop bit. The RXIF bit is set, FERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the RIDLE bit is set. A break is regarded as a character that contains only zeros with the FERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the FERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the RIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, FERR, will be set.
- The receive data register, TXR_RXR, will be cleared.
- The OERR, NF, PERR, RIDLE or RXIF flags will possibly be set.

Idle Status

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the USR register, otherwise known as the RIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the RIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Receiver Interrupt

The read only receive interrupt flag RXIF in the USR register is set by an edge generated by the receiver. An interrupt is generated if RIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, TXR_RXR. An overrun error can also generate an interrupt if RIE=1.

Managing Receiver Errors

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

Overrun Error – OERR

The TXR_RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the TXR_RXR register. If this is not done, the overrun error flag OERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The OERR flag in the USR register will be set.
- The TXR_RXR contents will not be lost.
- The shift register will be overwritten.
- · An interrupt will be generated if the RIE bit is set.

The OERR flag can be cleared to zero by an access to the USR register followed by a read to the TXR_RXR register.



Noise Error – NF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, NF, in the USR register will be set on the rising edge of the RXIF bit.
- Data will be transferred from the Shift register to the TXR RXR register.
- No interrupt will be generated. However this bit rises at the same time as the RXIF bit which itself generates an interrupt.

Note that the NF flag is reset by a USR register read operation followed by a TXR_RXR register read operation.

Framing Error – FERR

The read only framing error flag, FERR, in the USR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the FERR flag will be set. The FERR flag and the received data will be recorded in the USR and TXR_RXR registers respectively, and the flag is cleared to zero in any reset.

Parity Error – PERR

The read only parity error flag, PERR, in the USR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, PREN=1, and if the parity type, odd or even is selected. The read only PERR flag and the received data will be recorded in the USR and TXR_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, FERR and PERR, in the USR register should first be read by the application program before reading the data word.


UART Interrupt Structure

Several individual UART conditions can generate a UART interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding USR register flags which will generate a UART interrupt if its associated interrupt enable control bit in the UCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual UART interrupt sources.

The address detect condition, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt when an address detect condition occurs if its function is enabled by setting the ADDEN bit in the UCR2 register. An RX pin wake-up, which is also a UART interrupt source, does not have an associated flag, but will generate a UART interrupt if the UART clock (f_H) source is switched off and the WAKE and RIE bits in the UCR2 register are set when a falling edge on the RX pin occurs.

Note that the USR register flags are read only and cannot be cleared to zero or set by the application program, neither will they be cleared to zero when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared to zero automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the related interrupt enable control bits in the interrupt control registers of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.





UART Interrupt Structure

Address Detect Mode

Setting the Address Detect Mode bit, ADDEN, in the UCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the RXIF flag. If the ADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the URE and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if BNO=1 or the 8th bit if BNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the ADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the RXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit PREN to zero.

ADDEN	Bit 9 if BNO=1, Bit 8 if BNO=0	UART Interrupt Generated		
0	0	\checkmark		
0	1	\checkmark		
4	0	×		
I	1	\checkmark		

ADDEN Bit Function

UART Power Down and Wake-up

When the UART clock, f_H , is switched off, the UART will cease to function. If the MCU switches off the UART clock, f_H , and enters the power down mode while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU switches off the UART clock f_H and enters the IDLE or SLEEP mode by executing the "HALT" instruction while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP mode, note that the USR, UCR1, UCR2, transmit and receive registers, as well as the BRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.



The UART function contains a receiver RX pin wake-up function, which is enabled or disabled by the WAKE bit in the UCR2 register. If this bit, along with the UART enable bit, UARTEN, the receiver enable bit, RXEN and the receiver interrupt bit, RIE, are all set when the MCU enters the power down mode with the UART clock $f_{\rm H}$ being switched off, then a falling edge on the RX pin will initiate an RX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX pin will be ignored.


For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the UART interrupt enable bit, URE, must be set. If the EMI and URE bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the UART interrupt will not be generated until after this time has elapsed.

LCD Driver

For large volume applications, which incorporate an LCD in their design, the use of a custom display rather than a more expensive character based display reduces costs significantly. However, the corresponding COM and SEG signals required, which vary in both amplitude and time, to drive such a custom display require many special considerations for proper LCD operation to occur. This device contains an LCD Driver function, which with their internal LCD signal generating circuitry and various options will automatically generate these time and amplitude varying signals to provide a means of direct driving and easy interfacing to a range of custom LCDs.

The main features of LCD driver is summarised in the accompanying table.

Driver No.	Duty	Bias Level	Bias Type	Waveform Type
20×4	1/4	1/3	R	A or B



LCD Function Summary




LCD Display Memory

An area of Data Memory is especially reserved for use for the LCD display data. This data area is known as the LCD Memory. Any data written here will be automatically read by the internal display driver circuits, which will in turn automatically generate the necessary LCD driving signals. Therefore any data written into this Memory will be immediately reflected into the actual display connected to the microcontroller.

This device provides an area of embedded data memory for the LCD display. This area is located at 00H to 13H in Bank 4 of the Data Memory. Accessing data from Bank 4 must be implemented using Indirect Addressing. Using the indirect addressing to access the Display Memory therefore requires first that Bank 4 is selected by the DMBP2~DMBP0 bits in the BP register. With Bank 4 selected, then using MP1 and IAR1 to read or write to the memory area, from 00H to 13H, will result in operations to the LCD memory.

When data is written into the display data area, it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the device.

The unimplemented LCD RAM bits cannot be used as general purpose RAM for application. The LCD duty is 1/4 duty (4COM), the COM bit $4 \sim$ bit 7 will be read as 0 only.



LCD Clock Source

The LCD clock source is the internal clock signal, f_{SUB} , divided by 8, using an internal divider circuit. The f_{SUB} internal clock is supplied by either the LIRC or LXT oscillator, the choice of which is determined by the FSS bit in the SCC register. For proper LCD operation, this arrangement is provided to generate an ideal LCD clock frequency of 4kHz.

f _{SUB} Clock Source	LCD Clock Frequency
LIRC	4kHz
LXT	4kHz

LCD Clock Sources



LCD Registers

There are control registers, named as LCDC0 and LCDC1, in the Data Memory used to control the various setup features of the LCD Driver.

Various bits in these registers control functions such as LCD waveform type, bias resistor selection as well as overall LCD enable and disable control.

The LCDEN bit in the LCDC0 register, which provides the overall LCD enable/disable function, will only be effective when the device is in the FAST, SLOW or IDLE Mode. If the device is in the SLEEP Mode then the display will always be disabled. The RSEL2~RSEL0 bits in the LCDC0 register are used to select the internal bias resistors to supply the LCD panel with the proper R type bias current. A choice to best match the LCDC0 register is used to select whether Type A or Type B LCD control signals are used.

The PLCD3~PLCD0 bits in the LCDC1 register are used to select the V_A voltage for R type bias circuitry. The QCT2~QCT0 bits in the same register are used to determine the quick charge time period.

Register		Bit									
Name	7	6	5	4	3	2	1	0			
LCDC0	TYPE	—	—	_	RSEL2	RSEL1	RSEL0	LCDEN			
LCDC1	QCT2	QCT1	QCT0	—	PLCD3	PLCD2	PLCD1	PLCD0			

LCD Register List

LCDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	TYPE	—	—	—	RSEL2	RSEL1	RSEL0	LCDEN
R/W	R/W		—	—	R/W	R/W	R/W	R/W
POR	0		—	—	0	0	0	0

Bit 7 **TYPE**: LCD waveform type selection

0: Type A

Bit 6~4 Unimplemented, read as "0"

Bit 3~1 RSEL2~RSEL0: Total bias resistor, RT, selection

- 000: 1170kΩ
- 001: 225kΩ
- 010: 60kΩ

011: Quick charging mode: switch between $60k\Omega$ and $1170k\Omega$

100~111: Quick charging mode: switch between $60k\Omega$ and $225k\Omega$

The device provides the low power quick charging mode for LCD display. In quick charging mode the LCD will provide more bias current at the beginning of each COMn phase as LCD display refreshes and then provide less bias current to reduce the bias current consumption in the remaining time duration in the same COMn phase. Note that the bias resistor for 1/3 bias is $R_T/3$.

Bit 0 LCDEN: LCD enable control

- 0: Disable
- 1: Enable

In the FAST, SLOW or IDLE mode, the LCD on/off function can be controlled by this bit. In the SLEEP mode, the LCD is always off.

^{1:} Type B



Bit	7	6	5	4	3	2	1	0
Name	QCT2	QCT1	QCT0	_	PLCD3	PLCD2	PLCD1	PLCD0
R/W	R/W	R/W	R/W		R/W	R/W	R/W	R/W
POR	0	0	0	_	0	0	0	0
Bit 7~5	QCT2~	QCT0: Qui	ck charging	g time selec	tion			
	000: 1		0.0					
	001:2	×t _{sub}						
	010: 3	×t _{sub}						
	011:4	868						
	100: 5	868						
	101:6							
	110: 7							
	111: 8							
	$t_{SUB}=1/f_S$	SUB						
Bit 4	Unimple	emented, rea	ad as "0"					
Bit 3~0	PLCD3	~PLCD0: \	/A selection					
	0000:	$8/16 \times V_{DD}$						
		$9/16 \times V_{DD}$						
		$10/16 \times V_{DD}$						
		$11/16 \times V_{DD}$						
		12/16×V _{DD}						
		13/16×V _{DD}						
		$14/16 \times V_{DD}$						
		15/16×V _{DD}						
	1000~	1111: V _{DD}						

LCDC1 Register

Note that the V_A voltage level has to be equal to or greater than 2.1V.

LCD Voltage Source and Biasing

The time and amplitude varying signals generated by the LCD Driver function require the generation of several voltage levels for their operation. The device supports the R type bias for the LCD driver.

R Type Biasing – 1/3 Bias

For R type biasing, the internal V_{DD} voltage is used to generate the internal biasing voltages. For the R type 1/3 bias scheme, four voltage levels V_{SS} , V_A , V_B and V_C are utilised. The voltage V_A is selected by the PLCD3~PLCD0 bits to be equal to a specific ratio of V_{DD} varying from 8/16 V_{DD} to V_{DD} . The voltage V_B is equal to $V_{DD} \times 2/3$ while the voltage V_C is equal to $V_{DD} \times 1/3$.

Different values of internal bias resistors can be selected using the RSEL2~RESEL0 bits in the LCDC0 register. This along with the voltage internal V_{DD} will determine the bias current.

LCD Reset Status

The LCD has an internal reset function that is an OR function of the inverted LCDEN bit in the LCDC0 register and the SLEEP function. Clearing the LCDEN bit to zero will also reset the LCD function. The LCD function will be reset after the device enters the SLEEP mode even if the LCDEN bit is set to 1 to enable the LCD driver function.

When the LCDEN bit is set to 1 to enable the LCD driver and then an MCU reset occurs, the LCD driver will be reset and the COM and SEG outputs will be in a floating state during the MCU reset duration. The reset operation will take a time of $t_{RSTD}+t_{SST}$. Refer to the System Start Up Time Characteristics for t_{RSTD} and t_{SST} details.



MCU Reset	SLEEP Mode	LCDEN	LCD Reset	COM & SEG Voltage Level
No	Off	1	No	Normal Operation
No	Off	0	Yes	Low
No	On	х	Yes	Low
Yes	х	х	Yes	Floating

Note: 1. The Watchdog time-out reset in the IDLE or SLEEP Mode is excluded from the MCU Reset conditions.

2. "x": Don't care.

LCD Reset Status

LCD Driver Output


The number of COM and SEG outputs supplied by the LCD driver, and its wave type selections are dependent upon how the LCD control bits are programmed.

The nature of Liquid Crystal Displays require that only AC voltages can be applied to their pixels as the application of DC voltages to LCD pixels may cause permanent damage. For this reason the relative contrast of an LCD display is controlled by the actual RMS voltage applied to each pixel, which is equal to the RMS value of the voltage on the COM pin minus the voltage applied to the SEG pin. This differential RMS voltage must be greater than the LCD saturation voltage for the pixel to be on and less than the threshold voltage for the pixel to be off.


The requirement to limit the DC voltage to zero and to control as many pixels as possible with a minimum number of connections requires that both a time and amplitude signal is generated and applied to the application LCD. These time and amplitude varying signals are automatically generated by the LCD driver circuits in the microcontroller. What is known as the duty determines the number of common lines used, which are also known as backplanes or COMs. The duty, which is to have a value of 1/4 and equates to a COM number of 4, therefore defines the number of time divisions within each LCD signal frame. Two types of signal generation are also provided, known as Type A and Type B, the required type is selected via the TYPE bit in the LCDC0 register. Type B offers lower frequency signals, however lower frequencies may introduce flickering and influence display clarity.



R Type, 4-COM, 1/3 Bias












Programming Considerations

Certain precautions must be taken when programming the LCD. One of these is to ensure that the LCD Memory is properly initialised after the microcontroller is powered on. Like the General Purpose Data Memory, the contents of the LCD Memory are in an unknown condition after poweron. As the contents of the LCD Memory will be mapped into the actual display, it is important to initialise this memory area into a known condition soon after applying power to obtain a proper display pattern.

Consideration must also be given to the capacitive load of the actual LCD used in the application. As the load presented to the microcontroller by LCD pixels can be generally modeled as mainly capacitive in nature, it is important that this is not excessive, a point that is particularly true in the case of the COM lines which may be connected to many LCD pixels. The accompanying diagram depicts the equivalent circuit of the LCD.

One additional consideration that must be taken into account is what happens when the microcontroller enters the IDLE or SLEEP Mode. The LCDEN control bit in the LCDC0 register permits the display to be powered off to reduce power consumption. If this bit is zero, the driving signals to the display will cease, producing a blank display pattern but reducing any power consumption associated with the LCD.

After Power-on, note that as the LCDEN bit will be cleared to zero, the display function will be disabled.





Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains an external interrupt and several internal interrupt functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions such as CTM, UART, Time Bases and the A/D converter, etc.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The registers fall into two categories. The first is the INTCO~INTC1 registers which configure the primary interrupts, the second is the INTEG register to setup the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	—	—
INT Pin	INTE	INTF	—
Time Base n	TBnE	TBnF	n=0~1
UART	URE	URF	—
A/D Converter	ADE	ADF	_
СТМ	CTMPE	CTMPF	
	CTMAE	CTMAF	

Register		Bit							
Name	7	6	5	4	3	2	1	0	
INTEG	—	—	—	—	_	—	INTS1	INTS0	
INTC0	—	CTMPF	ADF	INTF	CTMPE	ADE	INTE	EMI	
INTC1	TB1F	TB0F	URF	CTMAF	TB1E	TB0E	URE	CTMAE	

Interrupt Register Bit Naming Conventions

Interrupt Register List

INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	—	—	—	—	—	—	INTS1	INTS0
R/W	—	—	—	—	—	—	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INTS1~INTS0: Interrupt edge control for INT pin

- 00: Disable
- 01: Rising edge
- 10: Falling edge
- 11: Rising and falling edges



Bit	7	6	5	4	3	2	1	0
Name	_	CTMPF	ADF	INTF	CTMPE	ADE	INTE	EMI
R/W		R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	—	0	0	0	0	0	0	0
Bit 7	Unimple	emented, rea	ad as "0"					
Bit 6	CTMPF : CTM Comparator P match interrupt request flag 0: No request 1: Interrupt request							
Bit 5	ADF: A/D converter interrupt request flag 0: No request 1: Interrupt request							
Bit 4	0: No 1	NT interrup request rrupt reques	-	ag				
Bit 3	CTMPE 0: Disa 1: Ena	able	mparator P	match inter	rupt contro	1		
Bit 2	ADE: A/D converter interrupt control 0: Disable 1: Enable							
Bit 1	INTE : INT interrupt control 0: Disable 1: Enable							
Bit 0	1: Enable EMI : Global interrupt control 0: Disable 1: Enable							

INTC0 Register

INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	TB1F	TB0F	URF	CTMAF	TB1E	TB0E	URE	CTMAE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0
Bit 7	0: No 1	Time Base 1 request rrupt request	-	equest flag				
Bit 6	TB0F : 7 0: No 1	Time Base 0 request rrupt request	interrupt r	equest flag				
Bit 5	URF: UART interrupt request flag 0: No request 1: Interrupt request							
Bit 4	0: No 1	F: CTM Co request rrupt reque		match inter	rrupt reques	st flag		
Bit 3	TB1E : 7 0: Disa 1: Ena		interrupt c	control				
Bit 2	TB0E : 7 0: Disa 1: Ena) interrupt c	control				



Bit 1	URE: UART interrupt control
	0: Disable
	1: Enable
Bit 0	CTMAE: CTM Comparator A match interrupt control
	0: Disable
	1: Enable

Interrupt Operation


When the conditions for an interrupt event occur, such as a CTM Comparator P, Comparator A match, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector, if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.

When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagram with their order of priority. All interrupt sources have their own individual vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared to zero automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.





Interrupt Structure

External Interrupt

The external interrupt is controlled by signal transitions on the INT pin. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pin. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the external interrupt enable bit, INTE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pin, it can only be configured as external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be set as an input by setting the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTF, will be automatically reset and the EMI bit will be automatically cleared to zero to disable other interrupts. Note that any pull-high resistor selection on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

A/D Converter Interrupt

The A/D converter interrupt is controlled by the termination of an A/D conversion process. An A/D converter Interrupt request will take place when the A/D converter interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D converter Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared to zero. The EMI bit will also be automatically cleared to zero to disable other interrupts.



UART Interrupt

Several individual UART conditions can generate a UART Interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. To allow the program to branch to the respective interrupt vector addresses, the global interrupt enable bit, EMI, and UART Interrupt enable bit, URE, must first be set. When the interrupt is enabled, the stack is not full and any of these conditions are created, a subroutine call to the UART Interrupt vector will take place. When the interrupt is serviced, the UART Interrupt flag, URF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts. However, the USR register flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART section.


Timer Module Interrupts

The Compact Type TM has two interrupts, which have their own individual vector. One comes from the comparator A match situation and the other comes from the comparator P match situation. There are two interrupt request flags and two enable control bits. They are controlled by the TM comparator P or A match situation. When these happens their respective interrupt request flag, CTMPF or CTMAF will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and the TM interrupt enable bits, CTMPE or CTMAE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant interrupt vector location, will take place. When the TM interrupt is enabled, the ZMI be automatically cleared to zero to disable other interrupts.

Time Base Interrupts

The device has two Time Base interrupts, which have their own individual vector. The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flag, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base interrupt enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to zero to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source, f_{PSC} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C and TB1C registers to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL1~CLKSEL0 bits in the PSCR register.



Time Base Interrupts



PSCR Register

Bit	7	6	5	4	3	2	1	0
Name	—	_	—	—	_	_	CLKSEL1	CLKSEL0
R/W	—	—	—	—	—		R/W	R/W
POR	—	_	—	—	_		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

TB0C Register

Bit	7	6	5	4	3	2	1	0
Name	TB0ON	—	—	—	—	TB02	TB01	TB00
R/W	R/W	—	—	—	_	R/W	R/W	R/W
POR	0	_	—	—	_	0	0	0

Bit 7	TB0ON: Time	Base 0 control

0:	Disable
1:	Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00**: Select Time Base 0 Time-out Period

 $\begin{array}{l} 000: \ 2^4/f_{PSC} \\ 001: \ 2^5/f_{PSC} \\ 010: \ 2^6/f_{PSC} \\ 011: \ 2^7/f_{PSC} \\ 100: \ 2^8/f_{PSC} \\ 101: \ 2^9/f_{PSC} \\ 110: \ 2^{10}/f_{PSC} \\ 111: \ 2^{11}/f_{PSC} \end{array}$

TB1C Register

Bit	7	6	5	4	3	2	1	0
Name	TB1ON	—	—	—	—	TB12	TB11	TB10
R/W	R/W	—	—	—	_	R/W	R/W	R/W
POR	0	_	—	_	_	0	0	0

Bit 7 **TB1ON**: Time Base 1 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 TB12~TB10: Select Time Base 1 Time-out Period

000: $2^4/f_{PSC}$
$001: 2^{5}/f_{PSC}$
$010: 2^{6}/f_{PSC}$
$011: 2^7/f_{PSC}$
$100: 2^8/f_{PSC}$
$101: 2^9/f_{PSC}$
110: $2^{10}/f_{PSC}$
$111: 2^{11}/f_{PSC}$

^{00:} f_{sys}

 $[\]begin{array}{l} 01{:}\;f_{\rm SYS}\!/\!4 \\ 10\!/\!11{:}\;f_{\rm SUB} \end{array}$



Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin or a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared to zero by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.


Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.



Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

118



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.



Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table Conventions

- x: Bits immediate data
- m: Data Memory address
- A: Accumulator
- i: 0~7 number of bits
- addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected	
Arithmetic				
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV	
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV	
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV	
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV	
ADCM A,[m]	Add ACC to Data memory with Carry	1 ^{Note}	Z, C, AC, OV	
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV	
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV	
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 ^{Note}	Z, C, AC, OV	
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV	
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV	
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 ^{Note}	С	
Logic Operation				
AND A,[m]	Logical AND Data Memory to ACC	1	Z	
OR A,[m]	Logical OR Data Memory to ACC	1	Z	
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z	
ANDM A,[m]	Logical AND ACC to Data Memory	1 ^{Note}	Z	
ORM A,[m]	Logical OR ACC to Data Memory	1 ^{Note}	Z	
XORM A,[m]	Logical XOR ACC to Data Memory	1 ^{Note}	Z	
AND A,x	Logical AND immediate Data to ACC	1	Z	
OR A,x	Logical OR immediate Data to ACC	1	Z	
XOR A,x	Logical XOR immediate Data to ACC	1	Z	
CPL [m]	Complement Data Memory	1 ^{Note}	Z	
CPLA [m]	Complement Data Memory with result in ACC	1	Z	
Increment & Decrement				
INCA [m]	Increment Data Memory with result in ACC	1	Z	
INC [m]	Increment Data Memory	1 ^{Note}	Z	
DECA [m]	Decrement Data Memory with result in ACC	1	Z	
DEC [m]	Decrement Data Memory	1 ^{Note}	Z	
Rotate				
RRA [m]	Rotate Data Memory right with result in ACC	1	None	
RR [m]	Rotate Data Memory right	1 ^{Note}	None	
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С	
RRC [m]	Rotate Data Memory right through Carry	1 ^{Note}	С	
RLA [m]	Rotate Data Memory left with result in ACC	1	None	
RL [m]	Rotate Data Memory left	1 ^{Note}	None	
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С	
RLC [m]	Rotate Data Memory left through Carry	1 ^{Note}	С	



Mnemonic	Description	Cycles	Flag Affected	
Data Move				
MOV A,[m]	Move Data Memory to ACC	1	None	
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None	
MOV A,x	Move immediate data to ACC		None	
Bit Operation				
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None	
SET [m].i	Set bit of Data Memory	1 ^{Note}	None	
Branch Operatio	n			
JMP addr	Jump unconditionally	2	None	
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None	
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None	
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None	
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None	
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None	
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None	
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None	
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None	
CALL addr	Subroutine call	2	None	
RET	Return from subroutine	2	None	
RET A,x	Return from subroutine and load immediate data to ACC	2	None	
RETI	Return from interrupt		None	
Table Read Oper	ation			
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory	2 ^{Note}	None	
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None	
Miscellaneous				
NOP	No operation	1	None	
CLR [m]	Clear Data Memory	1 ^{Note}	None	
SET [m]	Set Data Memory	1 ^{Note}	None	
CLR WDT	Clear Watchdog Timer	1	TO, PDF	
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None	
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None	
HALT	Enter power down mode	1	TO, PDF	

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Instruction Definition

ADC A,[m]	Add Data Memory to ACC with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADCM A,[m]	Add ACC to Data Memory with Carry
Description	The contents of the specified Data Memory, Accumulator and the carry flag are added. The result is stored in the specified Data Memory.
Operation	$[m] \leftarrow ACC + [m] + C$
Affected flag(s)	OV, Z, AC, C
ADD A,[m]	Add Data Memory to ACC
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + [m]$
Affected flag(s)	OV, Z, AC, C
ADD A,x	Add immediate data to ACC
Description	The contents of the Accumulator and the specified immediate data are added. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC + x$
Affected flag(s)	OV, Z, AC, C
ADDM A,[m]	Add ACC to Data Memory
ADDM A,[m] Description	Add ACC to Data Memory The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m]
Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory.
Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m]
Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C
Description Operation Affected flag(s) AND A,[m] Description Operation	 The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND
Description Operation Affected flag(s) AND A,[m] Description	 The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s)	 The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z
Description Operation Affected flag(s) AND A,[m] Description Operation	 The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m]
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x	 The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. [m] ← ACC + [m] OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC ← ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. ACC \leftarrow ACC "AND" [m] Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator.
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s)	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z
Description Operation Affected flag(s) AND A,[m] Description Operation Affected flag(s) AND A,x Description Operation Affected flag(s) AND A,x Description Affected flag(s) ANDM A,[m]	The contents of the specified Data Memory and the Accumulator are added. The result is stored in the specified Data Memory. $[m] \leftarrow ACC + [m]$ OV, Z, AC, C Logical AND Data Memory to ACC Data in the Accumulator and the specified Data Memory perform a bitwise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" [m]$ Z Logical AND immediate data to ACC Data in the Accumulator and the specified immediate data perform a bit wise logical AND operation. The result is stored in the Accumulator. $ACC \leftarrow ACC "AND" x$ Z Logical AND ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical AND



CALL addr	Subroutine call
Description	Unconditionally calls a subroutine at the specified address. The Program Counter then increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.
Operation	Stack ← Program Counter + 1 Program Counter ← addr
Affected flag(s)	None
CLR [m]	Clear Data Memory
Description	Each bit of the specified Data Memory is cleared to 0.
Operation	$[m] \leftarrow 00H$
Affected flag(s)	None
CLR [m].i	Clear bit of Data Memory
Description	Bit i of the specified Data Memory is cleared to 0.
Operation	$[m].i \leftarrow 0$
Affected flag(s)	None
CLR WDT	Clear Watchdog Timer
Description	The TO, PDF flags and the WDT are all cleared.
Operation	WDT cleared
	$TO \leftarrow 0$ $PDF \leftarrow 0$
Affected flag(s)	TO, PDF
CPL [m]	Complement Data Memory
Description	Each bit of the specified Data Memory is logically complemented (1's complement). Bits which
Description	previously contained a 1 are changed to 0 and vice versa.
Operation	
-	previously contained a 1 are changed to 0 and vice versa.
Operation	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$
Operation Affected flag(s)	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z
Operation Affected flag(s) CPLA [m]	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in
Operation Affected flag(s) CPLA [m] Description	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation Affected flag(s) CPLA [m] Description Operation	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. $ACC \leftarrow \overline{[m]}$
Operation Affected flag(s) CPLA [m] Description Operation Affected flag(s) DAA [m] Description	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. $ACC \leftarrow \overline{[m]}$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than 100, it allows multiple precision decimal addition.
Operation Affected flag(s) CPLA [m] Description Operation Affected flag(s) DAA [m]	previously contained a 1 are changed to 0 and vice versa. $[m] \leftarrow \overline{[m]}$ Z Complement Data Memory with result in ACC Each bit of the specified Data Memory is logically complemented (1's complement). Bits which previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in the Accumulator and the contents of the Data Memory remain unchanged. $ACC \leftarrow \overline{[m]}$ Z Decimal-Adjust ACC for addition with result in Data Memory Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than



DEC [m]	Decrement Data Memory
Description	Data in the specified Data Memory is decremented by 1.
Operation	$[m] \leftarrow [m] - 1$
Affected flag(s)	Z
DECA [m]	Decrement Data Memory with result in ACC
Description	Data in the specified Data Memory is decremented by 1. The result is stored in the
	Accumulator. The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] - 1$
Affected flag(s)	Z
HALT	Enter power down mode
Description	This instruction stops the program execution and turns off the system clock. The contents of the Data Memory and registers are retained. The WDT and prescaler are cleared. The power down flag PDF is set and the WDT time-out flag TO is cleared.
Operation	$TO \leftarrow 0$ PDF $\leftarrow 1$
Affected flag(s)	TO, PDF
6()	
INC [m]	Increment Data Memory
Description	Data in the specified Data Memory is incremented by 1.
Operation	$[m] \leftarrow [m] + 1$
Affected flag(s)	Z
INCA [m]	Increment Data Memory with result in ACC
Description	Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.
I	The contents of the Data Memory remain unchanged.
Operation	$ACC \leftarrow [m] + 1$
Affected flag(s)	Z
JMP addr	Jump upon ditionally
	Jump unconditionally
Description	The contents of the Program Counter are replaced with the specified address. Program execution then continues from this new address. As this requires the insertion of a dummy instruction while the new address is loaded, it is a two cycle instruction.
Operation	Program Counter ← addr
Affected flag(s)	None
MOV A,[m]	Move Data Memory to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator.
Operation	ACC \leftarrow [m]
Affected flag(s)	None
Affected hag(3)	
MOV A,x	Move immediate data to ACC
Description	The immediate data specified is loaded into the Accumulator.
Operation	$ACC \leftarrow x$
Affected flag(s)	None
MOV [m],A	Move ACC to Data Memory
Description	The contents of the Accumulator are copied to the specified Data Memory.
Operation	$[m] \leftarrow ACC$
Affected flag(s)	None
more mag(s)	



The periodNo operation is performed. Execution continues with the next instruction.OperationNo operationAffected flag(s)NoneOR A.[m]Logical OR Data Memory to ACCDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" [m]Affected flag(s)ZOR A,xLogical OR immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)ZORM A,[m]Logical OR ACC to Data Memory DescriptionData in the specified Data Memory.OperationImportant from subroutine The result is stored in the Data Memory.Operation[m] \leftarrow ACC "OR" [m]Affected flag(s)ZRETReturn from subroutine The Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow StackAffected flag(s)NoneRET A,xReturn from subroutine and load immediate data to ACC DescriptionThe Program Counter \leftarrow Stack ACC $\leftarrow \times$ xAffected flag(s)NoneRET I ACT Her Stack ACC $\leftarrow \times$ Return from interrupt DescriptionProgram Counter \leftarrow Stack ACC $\leftarrow \times$ Affected flag(s)NoneRET I AFfected flag(s)NoneRET I AFfected flag(s)NoneRE	NOP	No operation
Operation Affected flag(s)No operation NoneOR A.[m] DescriptionLogical OR Data Memory to ACC DescriptionLogical OR Data Memory to ACC Data in the Accumulator. The result is stored in the Accumulator. OPeration Affected flag(s)ACC \leftarrow ACC "OR" [m] Affected flag(s)OR A.[m] DescriptionLogical OR immediate data to ACC DescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation and the Accumulator and the specified immediate data perform a bitwise logical OR operation ACC \leftarrow ACC "OR" x Affected flag(s)ORM A.[m] DescriptionLogical OR ACC to Data Memory Data in the specified Data Memory Data in the specified Data Memory DescriptionDescription DescriptionData in the specified Data Memory operation. The result is stored in the Accumulator perform a bitwise logical OR operation Affected flag(s)RET Affected flag(s)Return from subroutine The Program Counter is restored from the stack. Program execution continues at the restored address. Operation Affected flag(s)Operation Operation Affected flag(s)NoneRET A,x Affected flag(s)Return from subroutine and load immediate data to ACC The Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address. Operation Affected flag(s)Operation Operation Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.Operation Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMT bit. PMT i		-
OR A.[m] DescriptionLogical OR Data Memory to ACC DescriptionDescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" [m]Affected flag(s)ZOR A, xLogical OR immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)ZORM A,[m]Logical OR ACC to Data Memory Deta in the specified Data Memory operation. The result is stored in the Data Memory.DescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation[m] - ACC "OR" [m]Affected flag(s)ZRETReturn from subroutine DescriptionDescriptionProgram Counter \leftarrow Stack Affected flag(s)NoneRET A, x Return from subroutine and load immediate data to ACC DescriptionDescriptionThe Program Counter \leftarrow Stack Affected flag(s)OperationProgram Counter \leftarrow Stack ACC $\leftarrow X$ Affected flag(s)NoneRET RET In Return from subroutine and load immediate data to ACC DescriptionDescriptionThe Program Counter \leftarrow Stack ACC $\leftarrow X$ Affected flag(s)NoneRET RET Instruction is executed from the stack and the interrupts are re-enabled by setting the RETI Instruction is executed, the pending Interrupt routine will be proc	-	
DescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" [m]Affected flag(s)ZOR A,xLogical OR immediate data to ACC DescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" x Affected flag(s)ZCRM A,[m]Logical OR ACC to Data Memory DescriptionDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.OperationMate stored in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.OperationMate stored flag(s)ZZRETReturn from subroutine The Program Counter is restored from the stack. Program execution continues at the restored address.OperationThe Program Counter \leftarrow Stack Affected flag(s)NoneRET A,x Affected flag(s)RET IReturn from subroutine and load immediate data to ACC DescriptionDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program counter is restored from the stack and the interrupt was pending when the RET Instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET Inst	Affected flag(s)	None
DescriptionData in the Accumulator and the specified Data Memory perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" [m]Affected flag(s)ZOR A,xLogical OR immediate data to ACC DescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" x Affected flag(s)ZCRM A,[m]Logical OR ACC to Data Memory DescriptionDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.OperationMate stored in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.OperationMate stored flag(s)ZZRETReturn from subroutine The Program Counter is restored from the stack. Program execution continues at the restored address.OperationThe Program Counter \leftarrow Stack Affected flag(s)NoneRET A,x Affected flag(s)RET IReturn from subroutine and load immediate data to ACC DescriptionDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program counter is restored from the stack and the interrupt was pending when the RET Instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET Inst		
Instructionlogical OR operation. The result is stored in the Accumulator.OperationACC \rightarrow ACC "OR" [m]Affected flag(s)ZOR A, xLogical OR immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)ZORM A,[m]Logical OR ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation[m] \leftarrow ACC "OR" [m]Affected flag(s)ZRETReturn from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow StackAffected flag(s)NoneRET A, xReturn from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program Counter \leftarrow StackAffected flag(s)NoneRET IReturn from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are e-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack<		
Affected flag(s)ZOR A,x DescriptionLogical OR immediate data to ACC operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" x Affected flag(s)ZORM A,[m]Logical OR ACC to Data Memory DescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.OperationData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation $[m] \leftarrow ACC "OR" [m]$ Affected flag(s)ZRETRETReturn from subroutine DescriptionDescriptionProgram Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack Affected flag(s)NoneRET A,xRET A,xReturn from subroutine and load immediate data to ACC DescriptionDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the MET instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s)NoneRET RET instruction is executed, the pending Interrupt routine will be processed before returning to the main program. <td< td=""><td>Description</td><td>logical OR operation. The result is stored in the Accumulator.</td></td<>	Description	logical OR operation. The result is stored in the Accumulator.
OR A,xLogical OR immediate data to ACCDescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)ZORM A,[m]Logical OR ACC to Data Memory DescriptionDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation[m] \leftarrow ACC "OR" [m]Affected flag(s)ZRETReturn from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow StackAffected flag(s)NoneRET A,xReturn from subroutine and load immediate data to ACC DescriptionDescriptionProgram Counter \leftarrow Stack Affected flag(s)NoneNoneRET I DescriptionReturn from interrupt The Program counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program counter is restored from the stack and the interrupts are rescabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET I instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s)NoneRET RET I DescriptionReturn from interrupt the main program.OperationProgram Counter is restored from the stack and the interrupt was pen	-	
DescriptionData in the Accumulator and the specified immediate data perform a bitwise logical OR operation. The result is stored in the Accumulator.OperationACC \leftarrow ACC "OR" xAffected flag(s)Z ORM A_[(n] Logical OR ACC to Data Memory DescriptionDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation $[m] \leftarrow ACC "OR" [m]$ Affected flag(s)Z RET Return from subroutine The Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack Affected flag(s)Affected flag(s)None RET A_X Return from subroutine and load immediate data to ACC DescriptionDescriptionProgram Counter \leftarrow Stack Affected flag(s)OperationProgram Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET I instruction is executed, the pending I	Affected flag(s)	Z
operationACC \leftarrow ACC "OR" xAffected flag(s)Z ORM A.[m] Logical OR ACC to Data MemoryDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation[m] \leftarrow ACC "OR" [m]Affected flag(s)Z RET Return from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow StackAffected flag(s)None RET A.x Return from subroutine and load immediate data to ACCDescriptionThe Program Counter \leftarrow StackAffected flag(s)None RET A.x Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)None RET I Return from interruptDescriptionThe Program Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)None RET I Return from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETT instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1	OR A,x	Logical OR immediate data to ACC
Affected flag(s)ZORM A_[m]Logical OR ACC to Data Memory operationDescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation[m] $\leftarrow ACC "OR" [m]$ Affected flag(s)Z RET Return from subroutine The Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack Affected flag(s)NoneRet A, xReturn from subroutine and load immediate data to ACCDescriptionThe Program Counter \leftarrow Stack Affected flag(s)NoneRet A, xReturn from subroutine and load immediate data to ACCDescriptionThe Program Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)NoneRET IReturn from interrupt Topgram Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)NoneRETIReturn from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s)NoneRETIReturn from interrupt Topgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s)NoneRETIReturn from interrupt Topgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s)NoneOperationProgra		Data in the Accumulator and the specified immediate data perform a bitwise logical OR
ORM A,[m]Logical OR ACC to Data Memory Data in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation[m] $\leftarrow ACC$ "OR" [m]Affected flag(s)Z RET Return from subroutine DescriptionDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter $\leftarrow $ Stack Affected flag(s) RET A,X Return from subroutine and load immediate data to ACCDescriptionThe Program Counter $\leftarrow $ Stack Affected flag(s) RET A,X Return from subroutine and load immediate data to ACCDescriptionThe Program Counter $\leftarrow $ Stack ACC $\leftarrow x$ Affected flag(s)None RET I Return from interrupt To Program Counter $\leftarrow $ Stack ACC $\leftarrow x$ OperationProgram Counter $\leftarrow $ Stack ACC $\leftarrow x$ Affected flag(s)None RETI Return from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the EMI bit. EMI is the contents of the specified Data Memory are rotated left by 1 b	Operation	$ACC \leftarrow ACC "OR" x$
DescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation $[m] \leftarrow ACC "OR" [m]$ Affected flag(s)Z RET Return from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow StackAffected flag(s)None RET A,x Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack Affected flag(s)NoneRET IRET IReturn from interrupt DescriptionDescriptionThe Program Counter \leftarrow Stack ACC $\leftarrow \infty$ Affected flag(s)None RETI Return from interrupt DescriptionDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 11Affected flag(s)None RETI Rotate Data Memory leftDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation $[m].(i+1) \leftarrow [m].7$	Affected flag(s)	Ζ
DescriptionData in the specified Data Memory and the Accumulator perform a bitwise logical OR operation. The result is stored in the Data Memory.Operation $[m] \leftarrow ACC "OR" [m]$ Affected flag(s)Z RET Return from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow StackAffected flag(s)None RET A,x Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack Affected flag(s)NoneRET IRET IReturn from interrupt DescriptionDescriptionThe Program Counter \leftarrow Stack ACC $\leftarrow \infty$ Affected flag(s)None RETI Return from interrupt DescriptionDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 11Affected flag(s)None RETI Rotate Data Memory leftDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation $[m].(i+1) \leftarrow [m].7$		Logical OP ACC to Data Memory
Operation $[m] \leftarrow ACC "OR" [m]$ Affected flag(s)Z RET Return from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow StackAffected flag(s)None RET A,x Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)None RET I Return from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET1 instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1.OperationProgram Counter is restored from the stack and the interrupt was pending when the RET1 instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1.Affected flag(s)None RL [m] Rotate Data Memory left DescriptionDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m]. $(=1), -(=), [m].7$		
Affected flag(s)Z RET Return from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow StackAffected flag(s)None RET A,x Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)None RET1 Return from interrupt DescriptionDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET1 instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s)None RL [m] Rotate Data Memory left DescriptionDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m]. $\sigma \leftarrow [m].7$		operation. The result is stored in the Data Memory.
RETReturn from subroutineDescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow StackAffected flag(s)NoneRET A,xReturn from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)NoneRET1Return from interrupt DescriptionDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET1 instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s)NoneRL [m]Rotate Data Memory left DescriptionDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m]. $(i+1) \leftarrow [m].; (i=0-6)$ [m]. $(j \leftarrow [m].7$	-	
DescriptionThe Program Counter is restored from the stack. Program execution continues at the restored address.OperationProgram Counter \leftarrow StackAffected flag(s)None RET A,x Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)None RETI Return from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s)None RL [m] Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m].(i+1) \leftarrow [m].i; (i=0-6) [m].0 \leftarrow [m].7	Affected flag(s)	Z
address.OperationProgram Counter \leftarrow StackAffected flag(s)None RET A,x Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow StackAffected flag(s)None RET1 Return from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET1 instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s)None REI [m]Rotate Data Memory leftDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.(m].(i+1) \leftarrow [m].i; (i=0-6)[m].0 \leftarrow [m].7	RET	Return from subroutine
Affected flag(s)None RET A,x Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)None RET1 Return from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RET1 instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s)None RL [m] Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].0 \leftarrow [m].7$	Description	
RET A,x Return from subroutine and load immediate data to ACCDescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)None RETI Return from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s)None RL [m] Rotate Data Memory left DescriptionDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0-6)$ $[m].0 \leftarrow [m].7$	Operation	Program Counter ← Stack
DescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)None RETI Return from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s)None RL [m] DescriptionRotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m].(i+1) \leftarrow [m].; (i=0-6) [m].0 \leftarrow [m].7	Affected flag(s)	None
DescriptionThe Program Counter is restored from the stack and the Accumulator loaded with the specified immediate data. Program execution continues at the restored address.OperationProgram Counter \leftarrow Stack ACC $\leftarrow x$ Affected flag(s)None RETI Return from interrupt The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s)None RL [m] DescriptionRotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m].(i+1) \leftarrow [m].; (i=0-6) [m].0 \leftarrow [m].7	RET A,x	Return from subroutine and load immediate data to ACC
ACC \leftarrow xAffected flag(s)None RETI Return from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI \leftarrow 1Affected flag(s)None RL [m] Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. [m].0 \leftarrow [m].7		
RETI Return from interruptDescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s)None RL [m] Rotate Data Memory left DescriptionOperation[m].(i+1) \leftarrow [m].i; (i=0~6) [m].0 \leftarrow [m].7	Operation	
DescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETT instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s)None RL [m] Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow [m].7$	Affected flag(s)	None
DescriptionThe Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETT instruction is executed, the pending Interrupt routine will be processed before returning to the main program.OperationProgram Counter \leftarrow Stack EMI $\leftarrow 1$ Affected flag(s)None RL [m] Rotate Data Memory left The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. $[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow [m].7$	RETI	Return from interrupt
EMI $\leftarrow 1$ Affected flag(s)None RL [m] Rotate Data Memory leftDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation $[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow [m].7$		The Program Counter is restored from the stack and the interrupts are re-enabled by setting the EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning
RL [m] Rotate Data Memory leftDescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation $[m].(i+1) \leftarrow [m].i; (i=0~6)$ $[m].0 \leftarrow [m].7$	Operation	
DescriptionThe contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$	Affected flag(s)	None
Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ $[m].0 \leftarrow [m].7$	RL [m]	Rotate Data Memory left
$[m].0 \leftarrow [m].7$	Description	The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.
	Operation	
	Affected flag(s)	



RLA [m] Description	Rotate Data Memory left with result in ACC The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.(i+1) \leftarrow [m].i; (i=0~6) ACC.0 \leftarrow [m].7
Affected flag(s)	None
RLC [m]	Rotate Data Memory left through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into bit 0.
Operation	$[m].(i+1) \leftarrow [m].i; (i=0~6) [m].0 \leftarrow C C \leftarrow [m].7$
Affected flag(s)	C
RLCA [m]	Rotate Data Memory left through Carry with result in ACC
Description	Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i; (i=0~6)$ $ACC.0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	C
RR [m]	Rotate Data Memory right
Description	The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow [m].0$
Affected flag(s)	None
RRA [m]	Rotate Data Memory right with result in ACC
Description	Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	$\begin{array}{l} \text{ACC.i} \leftarrow [m].(i+1); (i=0\sim6) \\ \text{ACC.7} \leftarrow [m].0 \end{array}$
Affected flag(s)	None
RRC [m]	Rotate Data Memory right through Carry
Description	The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces the Carry bit and the original carry flag is rotated into bit 7.
Operation	$[m].i \leftarrow [m].(i+1); (i=0\sim6)$ $[m].7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C



	Rotate Data Memory right through Carry with result in ACC
RRCA [m] Description	Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces
Description	the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the Data Memory remain unchanged.
Operation	ACC.i ← [m].(i+1); (i=0~6)
	$ACC.7 \leftarrow C$ $C \leftarrow [m].0$
Affected flag(s)	C (Inf.)
SBC A,[m]	Subtract Data Memory from ACC with Carry
Description	The contents of the specified Data Memory and the complement of the carry flag are subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$ACC \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SBCM A,[m]	Subtract Data Memory from ACC with Carry and result in Data Memory
Description	The contents of the specified Data Memory and the complement of the carry flag are
·	subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Operation	$[m] \leftarrow ACC - [m] - \overline{C}$
Affected flag(s)	OV, Z, AC, C
SDZ [m]	Skip if decrement Data Memory is 0
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0 the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	[m] ← [m] - 1 Skip if [m]=0
Affected flag(s)	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first decremented by 1. If the result is 0, the
-	following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] - 1$ Skip if $ACC=0$
Affected flag(s)	None
SET [m]	Set Data Memory
Description	Each bit of the specified Data Memory is set to 1.
Operation	$[m] \leftarrow FFH$
Affected flag(s)	None
SET [m].i	Set bit of Data Memory
Description	Bit i of the specified Data Memory is set to 1.
Operation	[m].i ← 1
Affected flag(s)	None



SIZ [m] Description	Skip if increment Data Memory is 0 The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program
Operation	proceeds with the following instruction. [m] ← [m] + 1 Skip if [m]=0
Affected flag(s)	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC
Description	The contents of the specified Data Memory are first incremented by 1. If the result is 0, the following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m] + 1$ Skip if $ACC=0$
Affected flag(s)	None
SNZ [m].i	Skip if bit i of Data Memory is not 0
Description	If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.
Operation	Skip if $[m]$.i $\neq 0$
Affected flag(s)	None
SUB A,[m]	Subtract Data Memory from ACC
SUB A,[m] Description	Subtract Data Memory from ACC The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be
Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m]
Description Operation Affected flag(s)	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C
Description Operation Affected flag(s) SUBM A,[m] Description Operation	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m]$ OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be
Description Operation Affected flag(s) SUBM A,[m] Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m]$ OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation Affected flag(s) SUBM A,[m] Description Operation	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m]
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s)	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m] OV, Z, AC, C
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s) SUB A,x	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m] OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s) SUB A,x Description	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m] OV, Z, AC, C Subtract immediate data from ACC The immediate data from ACC flag will be code is subtracted from the contents of the Accumulator. The result is result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m] OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s) SUB A,x Description Operation	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. ACC \leftarrow ACC – [m] OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m] OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. [m] \leftarrow ACC – [m] OV, Z, AC, C
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s) SUB A,x Description Operation Affected flag(s)	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m]$ OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - x$ OV, Z, AC, C
Description Operation Affected flag(s) SUBM A,[m] Description Operation Affected flag(s) SUB A,x Description Operation Affected flag(s) SWAP [m]	The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - [m]$ OV, Z, AC, C Subtract Data Memory from ACC with result in Data Memory The specified Data Memory is subtracted from the contents of the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data from ACC The immediate data specified by the code is subtracted from the contents of the Accumulator. The result is positive or zero, the C flag will be set to 1. $[m] \leftarrow ACC - [m]$ OV, Z, AC, C Subtract immediate data specified by the code is subtracted from the contents of the Accumulator. The result is positive or zero, the C flag will be set to 1. $ACC \leftarrow ACC - x$ OV, Z, AC, C Swap nibbles of Data Memory



SWAPA [m]	Swap nibbles of Data Memory with result in ACC
Description	The low-order and high-order nibbles of the specified Data Memory are interchanged. The result is stored in the Accumulator. The contents of the Data Memory remain unchanged.
Operation	ACC.3~ACC.0 \leftarrow [m].7~[m].4 ACC.7~ACC.4 \leftarrow [m].3~[m].0
Affected flag(s)	None
SZ [m]	Skip if Data Memory is 0
Description	The contents of the specified Data Memory are read out and then written to the specified Data Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	Skip if [m]=0
Affected flag(s)	None
SZA [m]	Skip if Data Memory is 0 with data movement to ACC
Description	The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.
Operation	$ACC \leftarrow [m]$ Skip if $[m]=0$
Affected flag(s)	None
SZ [m].i	Skip if bit i of Data Memory is 0
Description	If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.
Operation	Skip if [m].i=0
Affected flag(s)	None
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory
Description	The low byte of the program code addressed by the table pointer (TBHP and TBLP or only TBLP if no TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory
Description	The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and the high byte moved to TBLH.
Operation	[m] ← program code (low byte) TBLH ← program code (high byte)
Affected flag(s)	None
XOR A,[m]	Logical XOR Data Memory to ACC
Description	Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR operation. The result is stored in the Accumulator.
Operation	$ACC \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z



XORM A,[m]	Logical XOR ACC to Data Memory
Description	Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR operation. The result is stored in the Data Memory.
Operation	$[m] \leftarrow ACC "XOR" [m]$
Affected flag(s)	Z
XOR A,x	Logical XOR immediate data to ACC
XOR A,x Description	Logical XOR immediate data to ACC Data in the Accumulator and the specified immediate data perform a bitwise logical XOR operation. The result is stored in the Accumulator.
,	Data in the Accumulator and the specified immediate data perform a bitwise logical XOR



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult

Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.


- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- Carton information



24-pin SSOP (150mil) Outline Dimensions



I ⊨ I





Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	_	0.236 BSC	_	
В	_	0.154 BSC	—	
С	0.008	_	0.012	
C'	_	0.341 BSC	—	
D	_	—	0.069	
E	_	0.025 BSC	_	
F	0.004	—	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°		8°	

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	6.00 BSC	—
В	—	3.90 BSC	—
С	0.20	—	0.30
C'	—	8.66 BSC	—
D	—	—	1.75
E	—	0.635 BSC	—
F	0.10	—	0.25
G	0.41	—	1.27
Н	0.10	—	0.25
α	0°	_	8°



28-pin SSOP (150mil) Outline Dimensions






Symbol	Dimensions in inch		
	Min.	Nom.	Max.
А	_	0.236 BSC	_
В	_	0.154 BSC	_
С	0.008	_	0.012
C'	_	0.390 BSC	_
D	_	_	0.069
E	_	0.025 BSC	_
F	0.004	_	0.010
G	0.016	—	0.050
Н	0.004	_	0.010
α	0°	_	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	_	6.00 BSC	_
В	_	3.90 BSC	—
С	0.20	—	0.30
C'	—	9.90 BSC	—
D	—	—	1.75
E	—	0.635 BSC	—
F	0.10	—	0.25
G	0.41	—	1.27
Н	0.10	_	0.25
α	0°	—	8°



24-pin SOP (300mil) Outline Dimensions








Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	—	0.406 BSC	—
В	—	0.295 BSC	—
С	0.012	_	0.020
C'	—	0.606 BSC	—
D	—	—	0.104
E	—	0.050 BSC	—
F	0.004	—	0.012
G	0.016	_	0.050
Н	0.008	_	0.013
α	0°	_	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	10.30 BSC	—
В	—	7.50 BSC	—
С	0.31	—	0.51
C'	—	15.40 BSC	—
D	—	_	2.65
E	—	1.27 BSC	—
F	0.10	—	0.30
G	0.40	—	1.27
Н	0.20		0.33
α	0°	—	8°

28-pin SOP (300mil) Outline Dimensions







Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	_	0.406 BSC	—
В	_	0.295 BSC	—
С	0.012	_	0.020
C'	_	0.705 BSC	—
D	_	_	0.104
E	—	0.050 BSC	—
F	0.004	_	0.012
G	0.016	_	0.050
Н	0.008	_	0.013
α	0°	_	8°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	—	10.30 BSC	—
В	—	7.50 BSC	_
С	0.31	—	0.51
C'	—	17.90 BSC	_
D	—	—	2.65
E	—	1.27 BSC	_
F	0.10	—	0.30
G	0.40	_	1.27
Н	0.20	_	0.33
α	0°	_	8°



Copyright[©] 2022 by HOLTEK SEMICONDUCTOR INC.

The information provided in this document has been produced with reasonable care and attention before publication, however, Holtek does not guarantee that the information is completely accurate and that the applications provided in this document are for reference only. Holtek does not guarantee that these explanations are appropriate, nor does it recommend the use of Holtek's products where there is a risk of personal hazard due to malfunction or other reasons. Holtek hereby declares that it does not authorise the use of these products in life-saving, life-sustaining or critical equipment. Holtek accepts no liability for any damages encountered by customers or third parties due to information errors or omissions contained in this document or damages encountered by the use of the product or the datasheet. Holtek reserves the right to revise the products or specifications described in the document without prior notice. For the latest information, please contact us.